

BAT32G127 Datasheet

Ultra-low power 32-bit microcontrollers based on ARM[®] Cortex[®]-M0+

128KB Flash, analog functions, timers and communication interfaces.

V1.0.0

Please note the following CMS IP policy

* China Micro Semicon Co., Ltd. (hereinafter referred to as the Company) has applied for patents and holds absolute legal rights and interests. The patent rights associated with the Company's MCUs or other products have not been authorized for use, and any company, organization, or individual who infringes the Company's patent rights through improper means will be subject to all possible legal actions taken by the Company to curb the infringement and to recover any damages suffered by the Company as a result of the infringement or any illegal benefits obtained by the infringer.

* The name and logo of Cmsemicon are registered trademarks of the Company.

* The Company reserves the right to further explain the reliability, functionality and design improvements of the products in the data sheet. However, the Company is not responsible for the use of the Specification Contents. The applications mentioned herein are for illustrative purposes only and the Company does not warrant and does not represent that these applications can be applied without further modification, nor does it recommend that its products be used in places that may cause harm to persons due to malfunction or other reasons. The Company's products are not authorized for use as critical components in lifesaving, life-sustaining devices or systems. The Company reserves the right to modify the products without prior notice. For the latest information, please visit the official website at www.mcu.com.cn.



Features

- Ultra-low power operation environment:
 - ➢ Supply voltage range: 1.8V to 5.5V
 - ➤ Temperature range: -40°C to 105°C
 - Low power consumption modes: sleep mode, deep sleep mode
 - Operating power consumption: 35uA/MHz@32MHz
 - Power consumption in deep sleep mode: 0.7uA
 - Operation in deep sleep mode +32.768K+RTC: 0.9uA
- Core:
 - > ARM[®] 32-bit Cortex[®]-M0+ CPU
 - > Operating frequency: 32KHz to 32MHz

• Memory:

- 128KB Flash memory with shared program and data storage
- > 2.5KB dedicated data Flash memory
- > 8KB SRAM memory with parity check

• Power and reset management:

- Built-in power-on reset (POR) circuit
- Built-in voltage detection (LVD) circuit (settable threshold voltage)

• Clock management:

- Built-in a high-speed oscillator with accuracy of ±1%, supporting 1MHz to 32MHz system clocks and peripheral module operation clocks
- > Built-in a 32KHz low-speed oscillator
- Support 1MHz to 20MHz external crystal oscillators
- Support 32.768KHz external crystal oscillators

• Multiplier module:

- Support 32-cycle 32-bit multiplication operations
- Enhanced DMA controller:
 - Interrupt trigger start.
 - Selectable transfer modes (normal transfer mode, repeat transfer mode, block transfer mode and chain transfer mode)
 - Transfer source/destination realm are

Rich analog peripherals:

- 12-bit ADC converter with a conversion rate of 0.71 Msps. It has 26 external analog channels and selectable internal OPA outputs as conversion channels. It includes a temperature sensor and supports single-channel conversion mode and multi-channel scan conversion mode. Conversion range: 0 to positive reference voltage.
- Comparator (CMP) with two built-in channels. Input sources are selectable, and reference voltage options include external pin inputs (2), internal reference voltage (1.45V), or outputs from an 8-bit DAC.
- Operational amplifier (OPA) with a onechannel OPA.
- 8-bit resolution D/A converter for controlling analog outputs.

Input/output ports:

- I/O ports: 38 to 60
- N-channel open drain, internal pull-up and pull-down switching
- Built-in key interrupt checkout function
- Control circuit for built-in clock output/buzzer outputs

Serial two-wire debugger (SWD)

Rich timers:

- > 16-bit timer: 8 channels
- > 15-bit interval timer: 1x
- Real Time Clock (RTC): 1x (with perpetual calendar, alarm function, and support a wide range of clock correction)
- Watchdog timer (WWDT): 1x
- SysTick timer
- ➤ Timer A

Rich and flexible interfaces:

- 3-channel serial communication unit: each channel can be freely configured as a 1channel standard UART, 2-channel SPI or 2channel simplified I²C
- > UART0 supporting LIN-bus receive function
- Standard SPI: 1 channel (support 8bit and 16bit)
- Standard I²C: 1 channel
- > IrDA: 1 channel





selectable from the full address space range

• Linkage controller:

- It can link event signals to realize the linkage of peripheral functions
- > 16 input events and 6 trigger events

• LCD controller/driver

LCD supports
 4COM*42SEG/6COM*40SEG/8COM*38SEG

• Safety function:

- Comply with IEC/UL 60730 standards
- Report abnormal storage access errors
- Support RAM parity check
- Support hardware CRC
- > Support SFR guard and avoid misoperation
- > 128-bit unique ID
- Flash Level 2 protection in the debug mode (Level1: only perform flash full-scale erase, cannot be read or written. Level2: Emulator connection is invalid, cannot operate on flash.)
- Package:
 - ➢ 64LQFP, 48LQFP, and 40QFN

1 Overview

1.1 Brief introduction

The ultra-low-power BAT32G127 features a high-performance ARM®Cortex®-M0+ 32-bit RISC core, capable of operating up to 32 MHz. It includes high-speed embedded flash memory (up to 8KB SRAM and up to 128KB program/data flash). This product integrates multiple standard interfaces such as I2C, SPI, and UART, and supports C-Type/R-Type LCD drivers. It intergrates a 12-bit A/D converter, temperature sensor, comparator, and operational amplifier. The 12-bit A/D converter can be used to capture external sensor signals, reducing system design costs. The integrated temperature sensor allows for real-time monitoring of external environmental temperature. The integrated comparator supports both high-speed and low-speed operating modes. In high-speed mode, it can support feedback control for high-speed motors, while in low-speed mode, it can be used for battery monitoring. The BAT32G127 also features an 8-channel 16-bit timer module, which, in conjunction with the timer, can control a DC motor or two stepper motors.

The BAT32G127 excels in low-power performance, supporting both sleep and deep sleep modes for energy efficiency. Its operating power consumption is 35μ A/MHz at 32 MHz, and in deep sleep mode, the consumption is only 0.7 μ A, making it suitable for battery-powered low-power devices. Additionally, the integration of an event-driven controller allows for direct connections between hardware modules without CPU intervention, providing faster response times compared to interrupt-based systems and reducing CPU activity, thereby extending battery life.

These features make the BAT32G127 microcontroller series suitable for battery-powered LCD display products such as smart water meters, heat meters, gas meters, measurement instruments, and temperature controllers.



1.2 Product model list



BAT32G127 product list:

Pin count	Package	Product model
40 pins	40-pin plastic package QFN (5x5mm, 0.4mm pitch)	BAT32G127GH40NB
48 pins	48-pin plastic package LQFP (7x7mm, 0.5mm pitch)	BAT32G127GH48FA
64 pins	64-pin plastic package LQFP (7x7mm, 0.4mm pitch)	BAT32G127GH64FB

Capacity of FLASH and SRAM:

Flash memory	Dedicated data Flash memory	SRAM	40-pin /48-pin /64-pin
128KB	2.5KB	8KB	BAT32G127



BAT32G127 product list:

Part No.	Core	Clock frequency (MHz)	Min. operating voltage (V)	Max. operating voltage (V)	Code Flash (KB)	SRAM (KB)	Data Flash (KB)	DMA	GPIO	12bit ADC	8bit DAC	CMP	PGA	Universal timer (16bit)	RTC	WDT	UART	SPI	IIC bus	IrDA bus	LIN bus	CAN bus	Hardware multiplier	Hardware divider	Package
BAT32G127 GH40NB	M0+	32	1.8	5.5	128	8	2.5	24	38	16	1	2	1	9	1	1	3	6+1	6+1	1	1	-	Y	Y	QFN 40
BAT32G127 GH48FA	M0+	32	1.8	5.5	128	8	2.5	24	44	17	1	2	1	9	1	1	3	6+1	6+1	1	1	-	Y	Y	LQFP 48
BAT32G127 GH64FB	M0+	32	1.8	5.5	128	8	2.5	24	60	26	1	2	1	9	1	1	3	6+1	6+1	1	1	-	Y	Y	LQFP 64



1.3 Top view

1.3.1 BAT32G127GH40NB

40-pin plastic package QFN (5x5mm, 0.4mm pitch)



Note: The functions not labeled in the figure are configurable via pins, see Section 4.1 for details.



1.3.2 BAT32G127GH48FA

• 48-pin plastic package LQFP (7x7mm, 0.5mm pitch)



Note: The functions not labeled in the figure are configurable via pins, see Section 4.1 for details.



1.3.3 BAT32G127GH64FB

• 64-pin plastic package LQFP (7x7mm, 0.4mm pitch)



Note: The functions not labeled in the figure are configurable via pins, see Section 4.1 for details.



2 Product Structure Diagram





3 Memory Map





4 Pin Functions

4.1 **Port function**

Table 4.1.1 (1/8)

		Digital output function	Function				
Port name	Alternate function	setting register	64LQFP	48LQFP	40QFN		
		pxxcfg[2:0]		HOLIGIT			
	RESETB	RSTM=0	•	•	•		
PH00		(default function)	•	•	•		
	GPIO	RSTM=1	٠	•	•		
	TXD2/SDO20	3'h01	٠	•	-		
	TI00	3'h02	٠	•	-		
PA00	TO00	3'h03	٠	•	-		
	VC0OUT	3'h06	٠	•	-		
	GPIO	3'h00	٠	•	-		
	RXD2/SDI20/SDA20	3'h01	٠	٠	٠		
	TI01/TO01	3'h03	٠	٠	٠		
PA01	SPI0_MOSI	3'h05	٠	٠	٠		
	PCLBUZ0	3'h07	٠	٠	٠		
	GPIO	3'h00	٠	٠	٠		
	TXD1/SDO10	3'h01	٠	٠	٠		
	TI02/TO02	3'h03	٠	•	•		
PA02	SPI0_MISO	3'h05	٠	•	•		
PAUZ	VC1OUT	3'h06	٠	•	•		
	PCLBUZ1	3'h07	٠	•	٠		
	GPIO	3'h00	٠	•	٠		
	RXD1/SDI10/SDA10	3'h01	٠	•	٠		
	TI03/TO03	3'h03	٠	•	•		
PA03	TI00_GATE	3'h04	٠	•	•		
	SPI0_NSS	3'h05	٠	•	•		
	GPIO	3'h00	٠	•	•		
	TXD1/SDO10	3'h01	٠	•	•		
D AG4	TI04/TO04	3'h03	٠	•	•		
PA04	SPI0_NSS	3'h05	٠	•	•		
	GPIO	3'h00	•	•	•		



Table 4.1.1 (2/8)

		Digital output function		Function	
Port name	Alternate function	setting register pxxcfg[2:0]	64LQFP	48LQFP	40QFN
	SS10	3'h01	•	٠	•
	TI05/TO05	3'h03	•	٠	•
DAOC	TI06_GATE	3'h04	•	٠	•
PA05	SPI0_SCK	3'h05	•	٠	•
	PCLBUZ0	3'h07	•	٠	•
	GPIO	3'h00	•	٠	•
	SS20	3'h01	•	٠	•
	TI06/TO06	3'h03	•	٠	•
DAGO	TI07_GATE	3'h04	•	٠	•
PA06	SPI0_MISO	3'h05	•	٠	•
	VC0OUT	3'h06	•	٠	•
	GPIO	3'h00	•	٠	٠
	SCLK10/SCL10	3'h01	٠	٠	•
PA07	TI07/TO07	3'h03	•	٠	•
	SPI0_MOSI	3'h05	٠	٠	•
	VC1OUT	3'h06	•	٠	•
	PCLBUZ1	3'h07	•	•	•
	GPIO	3'h00	•	•	•
	TXD0/SDO00	3'h01	•	٠	•
	TI00	3'h02	•	•	•
PA08	TO00	3'h03	•	•	•
	TI01_GATE	3'h04	•	٠	•
	GPIO	3'h00	•	٠	•
	TXD0/SDO00	3'h01	•	•	•
	SCLA0	3'h02	•	•	•
BACC	TI01/TO01	3'h03	•	•	•
PA09	TI02_GATE	3'h04	•	•	•
	PCLBUZ0	3'h07	•	•	•
	GPIO	3'h00	•	•	•
	RXD0/SDI00/SDA00	3'h01	•	•	•
	SDAA0	3'h02	•	•	•
	TI02/TO02	3'h03	•	•	•
PA10	TI03_GATE	3'h04	•	•	•
	PCLBUZ1	3'h07	•	•	•
	GPIO	3'h00	•	•	•



Table 4.1.1 (3/8)

		Digital output function		Function	
Port name	Alternate function	setting register pxxcfg[2:0]	64LQFP	48LQFP	40QFN
	SS00	3'h01	•	٠	•
	SCLA0	3'h02	•	٠	•
	TI03/TO03	3'h03	•	٠	•
PA11	TI04_GATE	3'h04	•	•	٠
	SPI0_MISO	3'h05	•	•	•
	VC0OUT	3'h06	•	•	•
	GPIO	3'h00	•	•	٠
	SS11	3'h01	•	•	٠
	SDAA0	3'h02	•	•	•
	TI04/TO04	3'h03	•	•	٠
PA12	TI05_GATE	3'h04	•	•	٠
	SPI0_MOSI	3'h05	•	•	•
	VC1OUT	3'h06	٠	٠	•
	GPIO	3'h00	٠	٠	•
	RXD0/SDI00/SDA00	3'h01	٠	•	٠
	TI05/TO05	3'h03	•	•	•
DA40	RTC1HZ	3'h04	٠	٠	٠
PA13	KR4	3'h06	٠	٠	•
	PCLBUZ0	3'h07	٠	٠	•
	GPIO	3'h00	•	•	•
	TXD0/SDO00	3'h01	•	•	•
	TI06/TO06	3'h03	٠	•	•
PA14	KR1	3'h06	٠	•	•
	PCLBUZ1	3'h07	•	•	٠
	GPIO	3'h00	٠	•	٠
	RXD0/SDI00/SDA00	3'h01	٠	•	•
	TI07/TO07	3'h03	٠	٠	٠
PA15	SPI0_NSS	3'h05	٠	٠	٠
	KR0	3'h06	•	•	•
	GPIO	3'h00	•	•	٠



ble 4.1.1 (4/8		Digital output function		Function	
Port name	Alternate function	setting register pxxcfg[2:0]	64LQFP	48LQFP	40QFN
	TXD1/SDO10	3'h01	٠	•	•
	TI00	3'h02	٠	•	•
PB00	TO00	3'h03	٠	•	•
	PCLBUZ0	3'h07	٠	•	•
	GPIO	3'h00	٠	•	•
	SCLK20/SCL20	3'h01	٠	•	•
DDod	TI01/TO01	3'h03	٠	•	•
PB01	PCLBUZ1	3'h07	٠	•	•
	GPIO	3'h00	٠	•	•
	TXD2/SDO20	3'h01	٠	•	•
DDoo	TI02/TO02	3'h03	٠	•	٠
PB02	TA_TI/TA_TO	3'h06	٠	•	•
	GPIO	3'h00	٠	•	•
	SCLK11/SCL11	3'h01	٠	•	•
	TI03/TO03	3'h03	٠	•	•
BBaa	TI04_GATE	3'h04	٠	•	•
PB03	SPI0_SCK	3'h05	٠	٠	•
	PCLBUZ0	3'h07	٠	•	•
	GPIO	3'h00	٠	•	•
	SDI11/SDA11	3'h01	٠	٠	٠
	TI04/TO04	3'h03	٠	٠	٠
DD0.4	TI05_GATE	3'h04	٠	٠	٠
PB04	SPI0_MISO	3'h05	٠	•	•
	TA_TI/TA_TO	3'h06	٠	٠	٠
	GPIO	3'h00	٠	٠	٠
	SDO11	3'h01	٠	•	•
	TI05/TO05	3'h03	٠	•	•
PB05	TI06_GATE	3'h04	٠	•	•
	SPI0_MOSI	3'h05	٠	•	•
	GPIO	3'h00	٠	•	٠
	TXD0/SDO00	3'h01	٠	•	•
	SCLA0	3'h02	٠	•	•
PB06	TI06/TO06	3'h03	٠	•	•
	TA_TI/TA_TO	3'h06	٠	•	•
	GPIO	3'h00	٠	•	٠

Table 4.1.1 (4/8)



able 4.1.1 (5/8		Digital output function		Function	
Port name	Alternate function	setting register pxxcfg[2:0]	64LQFP	48LQFP	40QFN
	RXD0/SDI00/SDA00	3'h01	٠	•	•
	SDAA0	3'h02	•	•	•
PB07	TI07/TO07	3'h03	•	•	•
	TA_TON	3'h06	•	•	•
	GPIO	3'h00	•	•	•
PB08	SCLK00/SCL00	3'h01	٠	٠	•
PDUo	GPIO	3'h00	٠	٠	•
	TXD0/SDO00	3'h01	٠	•	-
	SCLA0	3'h02	٠	•	-
PB09	TO00	3'h03	•	•	-
PD09	TI07_GATE	3'h04	٠	•	-
	TI00	3'h05	٠	•	-
	GPIO	3'h00	•	٠	-
	TXD1/SDO10	3'h01	٠	•	•
	SCLA0	3'h02	•	٠	•
PB10	TI02/TO02	3'h03	•	٠	•
	SPI0_SCK	3'h05	٠	٠	•
	GPIO	3'h00	٠	٠	•
	RXD1/SDI10/SDA10	3'h01	•	٠	•
	SDAA0	3'h02	•	٠	•
PB11	TI03/TO03	3'h03	•	٠	•
	TI00_GATE	3'h04	•	٠	•
	GPIO	3'h00	•	٠	•
	TXD1/SDO10	3'h01	•	٠	•
	TI04/TO04	3'h03	٠	٠	•
PB12	SPI0_NSS	3'h05	•	٠	•
	VC0OUT	3'h06	•	٠	•
	GPIO	3'h00	•	٠	•
	SCLK10/SCL10	3'h01	٠	٠	•
	SCLA0	3'h02	٠	٠	•
DD40	TI05/TO05	3'h03	٠	٠	•
PB13	TI01_GATE	3'h04	٠	٠	•
	SPI0_SCK	3'h05	٠	٠	•
	GPIO	3'h00	•	•	•

Table 4.1.1 (5/8)



Table 4.1.1 (6/8)

		Digital output function		Function	
Port name	Alternate function	setting register pxxcfg[2:0]	64LQFP	48LQFP	40QFN
	SS01	3'h01	•	٠	٠
	SDAA0	3'h02	•	٠	٠
PB14	TI06/TO06	3'h03	•	•	٠
FD14	RTC1HZ	3'h04	•	•	٠
	SPI0_MISO	3'h05	•	•	٠
	GPIO	3'h00	•	•	٠
	RXD2/SDI20/SDA20	3'h01	•	•	٠
	TI07/TO07	3'h03	•	•	٠
PB15	TI02_GATE	3'h04	•	•	٠
	SPI0_MOSI	3'h05	•	•	٠
	GPIO	3'h00	•	•	•
	SS21	3'h01	•	-	-
PC00	TI00	3'h02	•	-	-
	TO00	3'h03	•	-	-
	TI03_GATE	3'h04	•	-	-
	GPIO	3'h00	•	-	-
	SCLK21/SCL21	3'h01	•	-	-
PC01	TI01/TO01	3'h03	•	-	-
FCUI	TA_TI/TA_TO	3'h06	•	-	-
	GPIO	3'h00	•	-	-
	SDI21/SDA21	3'h01	•	-	-
	TI02/TO02	3'h03	•	-	-
PC02	SPI0_MISO	3'h05	٠	-	-
	TA_TON	3'h06	•	-	-
	GPIO	3'h00	•	-	-
	SDO21	3'h01	٠	-	-
	TI03/TO03	3'h03	•	-	-
PC03	SPI0_MOSI	3'h05	٠	-	-
	TA_TI/TA_TO	3'h06	•	-	-
	GPIO	3'h00	•	-	-
	TXD1/SDO10	3'h01	•	-	-
PC04	TI04/TO04	3'h03	•	-	-
F 604	PCLBUZ1	3'h07	٠	-	-
	GPIO	3'h00	•	-	-



ble 4.1.1 (7/8	5)	Digital output function		Function	
Port name	Alternate function	setting register pxxcfg[2:0]	64LQFP	48LQFP	40QFN
	RXD1/SDI10/SDA10	3'h01	٠	-	-
PC05	TI05/TO05	3'h03	٠	-	-
	GPIO	3'h00	٠	-	-
	SCLK01/SCL01	3'h01	٠	-	-
PC06	TI06/TO06	3'h03	٠	-	-
	GPIO	3'h00	٠	-	-
	SDI01/SDA01	3'h01	٠	-	-
D007	TI07/TO07	3'h03	٠	-	-
PC07	KR7	3'h06	٠	-	-
	GPIO	3'h00	٠	-	-
	SDO01	3'h01	٠	-	-
	TI00	3'h02	٠	-	-
PC08	TO00	3'h03	٠	-	-
	KR6	3'h06	٠	-	-
	GPIO	3'h00	٠	-	-
	SCLK00/SCL00	3'h01	٠	-	-
DOOO	TI01/TO01	3'h03	٠	-	-
PC09	KR5	3'h06	٠	-	-
	GPIO	3'h00	٠	-	-
	TXD2/SDO20	3'h01	٠	-	-
PC10	TI02/TO02	3'h03	٠	-	-
	GPIO	3'h00	٠	-	-
	RXD2/SDI20/SDA20	3'h01	٠	-	-
PC11	TI03/TO03	3'h03	٠	-	-
	GPIO	3'h00	٠	-	-
	TXD2/SDO20	3'h01	•	-	-
PC12	TI04/TO04	3'h03	•	-	-
	GPIO	3'h00	٠	-	-
	SCLK10/SCL10	3'h01	•	•	-
PC13	TI05/TO05	3'h03	٠	•	-
FUIS	RTC1HZ	3'h04	٠	•	-
	GPIO	3'h00	٠	•	-
PC14	SS10	3'h01	٠	•	•
FU14	GPIO	3'h00	٠	•	•
PD00	GPIO	3'h00	٠	•	٠
PD01	GPIO	3'h00	٠	•	-

Table 4.1.1 (7/8)



		Digital output function		Function	
Port name	Alternate function	setting register pxxcfg[2:0]	64LQFP	48LQFP	40QFN
	SCLK20/SCL20	3'h01	•	-	-
PD02	TI02/TO02	3'h03	•	-	-
	GPIO	3'h00	•	-	-
	RXD0/SDI00/SDA00	3'h01	•	٠	٠
	SDAA0	3'h02	•	٠	٠
000	TI01/TO01	3'h03	•	٠	٠
PD03	SPI0_NSS	3'h05	٠	٠	•
	PCLBUZ1	3'h07	•	٠	٠
	GPIO	3'h00	•	٠	٠
DD04	SCLK10/SCL10	3'h01	•	-	-
PD04	GPIO	3'h00	•	-	-
DDoc	SCLK20/SCL20	3'h01	٠	-	-
PD05	GPIO	3'h00	٠	-	-
	SCLA0	3'h02	٠	٠	-
PD06	KR3	3'h06	٠	٠	-
	GPIO	3'h00	٠	٠	-
	SCLK00/SCL00	3'h01	٠	٠	-
DD 07	SDAA0	3'h02	•	٠	-
PD07	KR2	3'h06	•	٠	-
	GPIO	3'h00	•	٠	-
	TXD1/SDO10	3'h01	•	٠	•
PH01	SDAA0	3'h02	•	٠	•
	GPIO	3'h00	•	•	٠
	RXD1/SDI10/SDA10	3'h01	•	•	٠
DUICO	SCLA0	3'h02	•	•	٠
PH02	TI01/TO01	3'h03	•	•	٠
	GPIO	3'h00	•	•	٠
PH03	GPIO	3'h00	•	•	٠
PH04	GPIO	3'h00	•	•	•
VDD	Power supply	-	•	•	•
VSS	Ground	-	•	•	•

Table 4.1.1 (8/8)



4.2 Port alternate function

Table	421	(1/2)
rabic	7.2.1	(1/~)

Function name	I/O	Function description	
ANIO ~ ANI25		A/D converter analog inputs	
	I	External interrupt request inputs	
INTP0 ~ INTP5		Designation of active edges: rising edge, falling edge, double	
		edges	
VCnIN0, VCnIN1, VCnIN2	I	Comparator inputs	
VCOUT0, VCOUT1	0	Comparator outputs	
OPA0-DA, OPA0-FB	I/O	OPA inputs	
OPA0	0	OPA outputs	
KR0 ~ KR7	I	Key interrupt inputs	
CLKBUZ0, CLKBUZ1	0	Clock outputs/buzzer outputs	
RTC1HZ	0	Correction clock (1Hz) output for real-time clock	
RESETB		Active-low system reset input; if the external reset is not used, it	
RESEID	I	must be connected directly or through a resistor to $V_{\text{DD}}.$	
IrRxD	I	IrDA serial data inputs	
IrTxD	0	IrDA serial data outputs	
RxD0 ~ RxD2	I	Serial data inputs of serial interfaces UART0, UART1, UART2	
TxD0 ~ TxD2	0	Serial data outputs of serial interfaces UART0, UART1, UART2	
SCL00, SCL01, SCL10, SCL11,	0	Serial clock outputs of serial interfaces IIC00, IIC01, IIC10, IIC11,	
SCL20, SCL21	0	IIC20, IIC21	
SDA00, SDA01, SDA10,	1/0	Serial data inputs/outputs of serial interfaces IIC00, IIC01, IIC10,	
SDA11, SDA20, SDA21	I/O	IIC11, IIC20, IIC21	
SCLK00, SCLK01, SCLK10,	I/O	Serial clock inputs/outputs of serial interfaces SSPI00, SSPI01,	
SCLK11, SCLK20, SCLK21	1/0	SSPI10, SSPI11, SSPI20, SSPI21	
SDI00, SDI01, SDI10, SDI11,	1	Serial data inputs of serial interfaces SSPI00, SSPI01, SSPI10,	
SDI20, SDI21	I	SSPI11, SSPI20, SSPI21	
SS00, SS01, SS10, SS11,	1	Chip select inputs of serial interfaces SSPI00, SSPI01, SSPI10,	
SS20, SS21	I	SSPI11, SSPI20, SSPI21	
SDO00, SDO01, SDO10,	0	Serial data outputs of SSPI00, SSPI01, SSPI10, SSPI11, SSPI20,	
SDO11, SDO20, SDO21	0	SSPI21	
SPINSS		Chip select inputs of serial interface SPI	
SPISCK	I/O	Serial clock inputs/outputs of serial interface SPI	
SPIMISO	I/O	Serial data inputs/outputs of serial interface SPI	
SPIMOSI I/C		Serial data inputs/outputs of serial interface SPI	



Table 4.2.1 (2/2)

Function name	I/O	Function description	
SCLA0	I/O	Serial clock inputs/outputs of serial interface IICA0	
SDAA0	I/O	Serial data inputs/outputs of serial interface IICA0	
TI00 ~ TI07	I	16-bit Timer8 external counting clock/capture trigger inputs	
TO00 ~ TO07	0	16-bit Timer8 outputs	
TI00_GATE~TI07_GATE	I	16-bit Timer8 gate inputs	
TA_TO O Time		Timer A outputs	
TA_TI	I Timer A inputs		
TA_TON	0	Timer A reverse outputs	
X1, X2	_	Resonators for main system clock connection	
EXCLK	I	External clock inputs for main system clock	
XT1, XT2	—	Resonators for slave system clock connection	
EXCLKS	I	External clock inputs for subsystem clock	
VDD	—	Power supply	
AVREFP	I	Positive (+) reference voltage inputs for A/D converter	
AVREFM	I	Negative (-) reference voltage inputs for A/D converter	
VSS	—	Ground	
SWDIO	I/O	SWD data interface	
SWCLK	I	SWD clock interface	

Remark: As a measure against noise and lock-up, a bypass capacitor (approximately 0.1μ F) must be connected between V_{DD} and V_{SS} with the shortest possible distance and using thicker wiring. (n=0, 1)

5 Function Summary

5.1 ARM[®] Cortex[®]-M0+ core

The ARM Cortex-M0+ processor is the latest generation of ARM processors designed for embedded systems. It offers a low-cost platform aimed at meeting the needs of microcontrollers with few pins and low power consumption while delivering excellent computing performance and advanced system interrupt response.

The Cortex-M0+ is a 32-bit RISC processor that provides superior code efficiency and high-performance expectations compared to 8-bit and 16-bit devices of similar memory size. It features 32 address lines, allowing for up to 4GB of memory space.

The BAT32G127 incorporates the embedded ARM core, making it compatible with all ARM tools and software.

5.2 Memory

5.2.1 Flash memory

The BAT32G127 has a built-in flash memory that can be programmed, erased and rewritten. It has the following features:

- > Programs and data share 128K storage.
- > 2.5KB dedicated data Flash memory.
- Support page erasure, the size of each page is 512byte, and erase time is 4ms.
- Support byte/half-word/word (32bit) programming, and the programming time is 24us.

5.2.2 SRAM

The BAT32G127 contains 8KB of embedded SRAM.



5.3 Enhanced DMA controller

It has a built-in enhanced DMA (Direct Memory Access) controller that enables data transfer between memories without using the CPU.

- Support DMA boot by peripheral function interrupts, enabling real-time control by communication, timer and A/D.
- > The transfer source/target field is optional for the full address space range (when the flash field is used as the target address, the flash needs to be preset to the programming mode).
- Support 4 modes (normal transfer mode, repeat transfer mode, block transfer mode and chain transfer mode).

5.4 Linkage controller

The linkage controller links the output events by each peripheral function with the peripheral function trigger sources. This enables collaborative operation between peripheral functions without using the CPU.

The linkage controller has the following functions:

- > It can link event signals together to realize the linkage of peripheral functions.
- > There are 16 types of event input and 6 types of event triggering.

5.5 LCD controller/driver

The LCD supports 4COM*42SEG/6COM*40SEG/8COM*38SEG

Functions are as follows:

- Waveform A or waveform B can be selected.
- LCD driver voltage generation circuit can switch between internal boost, capacitor split and external resistance division.
- Automatically output segment signals and common signals by automatically reading the display data register.
- > Can select from 16 reference voltages (contrast adjustment) generated when the boost circuit is running.
- Enable LCD blinking display.



5.6 Clock generation and startup

A clock generation circuit is a circuit that generates a clock to the CPU and peripheral hardware. There are three types of system clocks and clock oscillation circuits.

5.6.1 Main system clock

- X1 oscillation circuit: The resonator can be connected to pins (X1 and X2) to generate a clock oscillation of 1~20MHz, and the oscillation can be stopped by executing a deep sleep command or setting MSTOP.
- High-speed on-chip oscillator (high-speed OCO): Oscillation can be performed by selecting the frequency by the option byte. After released, the CPU starts running at this high-speed on-chip oscillator clock by default. Oscillation can be stopped by executing a deep sleep command or setting the HIOSTOP bit. The frequency set by the option byte can be changed through the frequency selection register of the high-speed on-chip oscillator. The maximum frequency is 32MHz with an accuracy ±1.0%.
- Input external clock from pin (X2): (1~20MHz), and the input of the external main system clock can be invalidated by executing a deep sleep command or setting the MSTOP bit.

5.6.2 Subsystem clock

- XT1 oscillator circuit: A 32.768kHz clock oscillation can be generated by connecting a 32.768kHz resonator to the pins (XT1 and XT2), and the oscillation can be stopped by setting the XTSTOP bit.
- An external clock input by the pin (XT2): 32.768kHz, and the external clock input can be disabled by setting the XTSTOP bit.

5.6.3 Low-speed on-chip oscillator clock

- Low-speed on-chip oscillator (low-speed OCO): generate a 32kHz (TYP.) clock oscillation. The lowspeed on-chip oscillator clock cannot be used as the CPU clock. Only the following peripheral hardware can run off the low-speed on-chip oscillator clock:
- Watchdog timer (WWDT)
- Real time clock (RTC)
- > 15-bit interval timer



5.7 **Power management**

5.7.1 Power supply mode

 V_{DD} : External power supply, voltage range: 1.8 to 5.5V.

5.7.2 Power-on reset

The power-on reset circuit (POR) has the following functions.

- An internal reset signal is generated when power is applied. If the supply voltage (V_{DD}) is greater than the detection voltage (V_{POR}), the reset is released. However, the reset state must be maintained by a voltage detection circuit or an external reset until the operating voltage range is reached.
- Compare the supply voltage (V_{DD}) and the detection voltage (V_{POR}), when V_{DD} < V_{POR}, an internal reset signal is generated. However, when the power supply drops, it must be shifted to the deep sleep mode or set to the reset state by the voltage detection circuit or external reset before falling below the operating voltage range. If operation is to be restarted, it must be verified that the power supply voltage has returned to within the operating voltage range.

5.7.3 Voltage detection

The voltage detection circuit sets the operating mode and detection voltage (V_{LVDH} , V_{LVDL} , V_{LVD}) via option bytes. The voltage detection (LVD) circuit has the following functions:

- Compare the supply voltage (V_{DD}) and the detection voltage (V_{LVDH}, V_{LVDL}, V_{LVD}) and generate an internal reset or interrupt request signal.
- > The sense voltage of the supply voltage (V_{LVDH} , V_{LVDL} , V_{LVD}) can be selected by option bytes.
- Can run in deep sleep mode.
- When the power supply rises, it must be maintained in the reset state by voltage detection circuitry or an external reset before reaching the operating voltage range. When the power supply drops, it must be switched to deep sleep mode before it is less than the operating voltage range, or set to reset by voltage detection circuit or external reset.
- > The operating voltage range varies depending on the setting of user option bytes.

5.8 Low-power mode

The BAT32G127 supports two low-power modes to achieve the best compromise between low power consumption, short start-up time, and available wake-up sources:

- Sleep mode: Sleep mode is entered by executing the sleep instruction. Sleep mode is a mode to stop the CPU running clock. If the high-speed system clock oscillator circuit or the high-speed on-chip oscillator is oscillating before the sleep mode is set, each clock continues to oscillate. Although this mode does not allow the operating current to be reduced to the level of deep sleep mode, it is an effective mode when processing is to be restarted immediately by an interrupt request or when frequent intermittent operation is to be performed.
- Deep sleep mode: Deep sleep mode is entered by executing the deep sleep instruction. Deep sleep mode is a mode that stops the oscillation of the high-speed system clock oscillator and high-speed on-chip oscillator and stops the whole system. The operating current of the chip can be greatly reduced. Since the deep sleep mode can be canceled by an interrupt request, intermittent operation is also possible. However, in the case of the X1 clock, since it is necessary to wait for the oscillation to stabilize when releasing the deep sleep mode, it is necessary to select the sleep mode if it is necessary to start processing immediately by an interrupt request.

In any of these modes, the registers, flags, and data memories remain as they were before being set to standby mode, and the status of the output latches and output buffers of the input/output ports is also maintained.

5.9 Reset function

A reset signal can be generated by the following seven methods:

- (1) An external reset is input via the RESETB pin.
- (2) An internal reset is generated by programmed runaway detection of the watchdog timer.
- (3) An internal reset is generated by comparing the supply voltage and the detection voltage of POR.
- (4) An internal reset is generated by comparing the supply voltage and the detection voltage of LVD.
- (5) An internal reset is generated by a RAM parity error.
- (6) An internal reset is generated by accessing to the illegal memory.
- (7) Software reset

The internal reset is the same as the external reset, and after the reset signal is generated, the procedure is executed from the addresses written in 0000H and 0001H.

5.10 Interrupt function

The Cortex-M0+ processor has a built-in Nested Vector Interrupt Controller (NVIC) that supports up to 32 interrupt request (IRQ) inputs, a non-maskable interrupt (NMI) input, and multiple internal exceptions.

The product handles 32 maskable interrupt requests (IRQs) and 1 non-maskable interrupt (NMI), as described in the corresponding section of the User's Manual. The actual number of interrupt sources varies by product.

5.11 Real-time clock (RTC)

Functions of real-time clock (RTC) are show as below.

- > Holds counters for years, months, weeks, days, hours, minutes, and seconds
- Fixed cycle break (cycles: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month)
- > Alarm clock interrupt (alarm clock: week, hour, minute)
- 1Hz pin out capability
- > Support prescalers of subsystem clock or main system clock as RTC operation clocks.
- > Real-time clock interrupt signals (INTRTC) can be used to wake up in deep sleep mode.
- Watch error correction with high accuracy

Year, month, week, day, hour, minute and second counters are only available if the subsystem clock (32.768kHz) or main system clock prescaler is selected as the RTC operation clock. When the low-speed on-chip oscillator clock (32kHz) is selected, only the fixed-cycle interrupt function can be used.

5.12 Watchdog timer

The 1- channel WWDT and 17-bit watchdog timer operation are set by option byte count. The watchdog timer operates on a low-speed on-chip oscillator clock (32KHz). The watchdog timer is used to detect program instability. When program instability is detected, an internal reset signal is generated.

The following are judged to be program instability:

- > When the watchdog timer counter overflows
- > When a bit operation instruction is executed on the watchdog timer enable register (WDTE)
- > When writing data other than "ACH" to the WDTE register
- > When writing data to the WDTE register during window closure

5.13 SysTick timer

This timer is exclusive to real-time operating systems, but can also be used as a standard decrement counter. It is characterized by the generation of a maskable system interrupt when the 24-bit decrementing counter self-loading capacity counter reaches zero.



5.14 Timer8

This product has a built-in Timer8, a timer unit containing an 8-channel 16-bit timer. Each 16-bit timer is called a "channel" and can be used as an independent timer or in combination with multiple channels for advanced timer functions.

For details of each function, refer to the table below.

	Independent channel operation function		Multi-channel linkage operation function
•	Interval timer		Single trigger pulse output
•	Square wave output		PWM output
•	External event counter	•	Multiple PWM output
•	Frequency divider		
•	Input pulse interval measurement		
•	Input signal high/low width measurement		
•	Delay counter		

5.14.1 Independent channel operation function

The independent channel operation function is a function that allows you to use any channel independently of other channel operation modes. The independent channel operation function is used in the following modes:

- (1) Interval timer: It can be used as a reference timer for generating interrupts at fixed intervals (INTTM).
- (2) Square wave output: Whenever an INTTM interrupt is generated, a flip is triggered to output a 50% duty cycle square wave from the timer output pin (TO).
- (3) External event counter: Count the effective edge of the input signal of the timer input pin (TI) and can be used as an event counter to generate an interrupt if the specified number of times is reached.
- (4) Divider function (limited to channel 0 of unit 0): divide the input clock of the timer input pin (TI00) and output it from the output pin (TO00).
- (5) Measurement of input pulse interval: The interval between input pulses is measured by starting counting at the effective edge of the input pulse signal at the timer input pin (TI) and capturing the count value at the effective edge of the next pulse.
- (6) High/low width measurement of input signal: Measure the high or low width of the input signal by starting counting on one edge of the input signal of the timer input pin (TI) and capturing the count value on the other edge.
- (7) Delay counter: Starts counting at the effective edge of the input signal at the timer input pin (TI) and generates an interrupt after an arbitrary delay period has elapsed.



5.14.2 Multi-channel linkage operation function

The multi-channel linkage operation function is a function that combines the master channel (the reference timer for the main control period) and the slave channel (the timer that follows the operation of the master channel). The multi-channel linkage function can be used in the following modes:

- (1) Single trigger pulse output: Two channels are used in pairs to generate a single trigger pulse that can arbitrarily set the output timing and pulse width.
- (2) PWM (Pulse Width Modulation) output: Two channels are used in pairs to generate pulses that can set the period and duty cycle arbitrarily.
- (3) Multiple PWM (Pulse Width Modulation) output: Up to 7 PWM signals of any duty cycle can be generated at a fixed period by expanding the PWM function and using one master channel and multiple slave channels.

5.14.3 8-bit timer operation function

The 8-bit timer operation function uses the 16-bit timer channel as the function of two 8-bit timer channels. (Only Channel 1 and Channel 3 can be used).

5.14.4 LIN-bus support function

The Timer8 (channel 3 only) unit can be used to check whether the received signal in the LIN-bus communication is suitable for the LIN-bus communication format.

- Wake-up signal detection: The low-level width is measured by starting counting on the falling edge of the input signal on the UART serial data input pin (RxD) and capturing the count value on the rising edge. If the low width is greater than or equal to a fixed value, it is considered a wake-up signal.
- 2) Detection of the break field: After a wake-up signal is detected, the low-level width is measured by starting counting from the falling edge of the input signal of the UART serial data input pin (RxD) and capturing the count value on the rising edge. If the width of the low level is greater than or equal to a fixed value, it is considered to be a break field.
- 3) Measurement of sync field pulse width: After detecting the break field, measure the low- and high-level widths of the input signal of the UART serial data input pin (RxD). The baud rate is calculated from the bit interval of the synchronization field measured in this way.



5.15 TimerA

Timer A is a 16-bit timer capable of pulse output, measuring the width and period of external input pulses, and counting external events.

The 16-bit timer consists of a reload register and a down-counting counter. The reload register and the downcounting counter share the same address. Accessing the TA0 register allows access to both the reload register and the counter.

5.16 15-bit interval timer

This product has a built-in 15-bit interval timer that generates interrupts (INTIT) at any pre-set time interval, which can be used to wake up from deep sleep mode.

5.17 Clock output/buzzer output controller

The clock output controller is used to provide a clock to the peripheral ICs, and the buzzer output controller is used to output a square wave at the buzzer frequency. The clock output or buzzer output is realized by dedicated pins.



5.18 Universal serial communication unit

This product has a built-in general-purpose serial communication unit, and each unit has up to 8 serial communication channels. It can realize standard SPI, simplified SPI, UART and simple I²C communication functions. Taking the 64-pin product as an example, the functions of each channel are assigned as follows.

5.18.1 3-wire serial interface (SSPI)

Data is transmitted and received synchronously with the serial clock (SCK) output of the master device. This is a clock-synchronous communication interface that communicates using a total of three communication lines: one serial clock (SCK), one transmit serial data (SO), and one receive serial data (SI).

[Data transmission and reception]

- Data length of 7 to 16 bits
- > Phase control of data transmission and reception
- MSB/LSB first
- > Level setting for transmitting and receiving data

[Clock control]

- Master or slave selection
- Phase control of input/output clock
- > Transfer cycles generated by prescalers and channel internal counters
- Maximum transfer rate
 - Master communication: Max. FCLK/2
 - Slave communication: Max. FMCK/6
- [Interrupt function]
- > Transfer end interrupt, buffer null interrupt
- [Error detection flag]
- Overflow error



5.18.2 UART

This function enables asynchronous communication over two lines, serial data transmission (TxD) and serial data reception (RxD). Using these two communication lines, data is transmitted and received asynchronously (using the internal baud rate) with other communicating parties in the data frame (consisting of start bits, data, parity bits, and stop bits). Full-duplex UART communication can be implemented by using two channels, dedicated transmitting (even channels) and dedicated receiving (odd channels), and LIN-bus can also be supported by combining a Timer8 unit and an external interrupt (INTP0).

[Data transmission and reception]

- Data length of 7, 8, 9 or 16 bits
- MSB/LSB first
- > Level setting for transmitting and receiving data, selection of reverse phase
- > Parity bit appending, parity check function
- Stop bit appending

[Interrupt function]

- > Transfer end interrupt and buffer null interrupt
- Frame error and parity check error

[Error detection flag]

> Frame error, parity error, overflow error

[LIN-bus function]

- Detection of wake-up signal
- Detection of break field (BF)
- > Measurement of synchronous field, calculation of baud rate

5.18.3 Simplified I²C

It is a function to synchronize clock communication with multiple devices through two lines of serial clock (SCL) and serial data (SDA). Since this simplified I²C is designed for single communication with devices such as Flash memory, and A/D converters, it is used only as a master device. The start and stop conditions, like the operation control registers, must comply with the AC characteristics and are handled by the software.

[Data transmission and reception]

- > Master transmission, master reception (limited to the master function of single master)
- > ACK output function, ACK detection function
- 8-bit data length (when transmitting the addresses, specify the addresses with the highest 7 bits, and use the lowest bit for R/W control)
- > Start and stop conditions are generated by software
- [[Interrupt function]
- Transfer end interruption
- [Error detection flag]
- > ACK error, overflow error
- [Simplified I²C unsupported features]
- > Slave transmission, slave reception
- > Multi-master function (arbitration failure detection function)
- Wait detection function



5.19 Standard serial interface SPI

The standard serial interface SPI has the following two modes:

- 1) Run-stop mode: This is the mode used when serial transfer is not performed, which reduces power consumption.
- 2) 3-wire serial I/O mode: This mode transmits 8-bit or 16-bit data to multiple devices over 3 wires of a serial clock (SCK) and 2 serial data buses (MISO and MOSI).

5.20 Standard serial interface IICA

The serial interface IICA has the following three modes:

- 1) Run-stop mode: This is the mode used when serial transfer is not performed, which reduces power consumption.
- 2) I²C bus mode (support multi-master): This mode transmits 8-bit data to multiple devices over 2 wires of a serial clock (SCLA) and a serial data bus (SDAA). In accordance with the I2C bus format, the master device can generate "start conditions", "address", "indication of transmission direction", "data" and "stop conditions" on the serial data bus for the slave devices. The slave device automatically detects the received status and data by hardware. This feature simplifies the I²C bus control part of the application program. Since the SCLA and SDAA pins of the serial interface IICA are used as open drain outputs, pull-up resistors are required for the serial clock line and the serial data bus.
- 3) Wake-up mode: In deep sleep mode, when an extension code or a local station address is received from the master device, the deep sleep mode can be released by generating an interrupt request signal (INTIICA). This is set via the IICA control register.



5.21 Analog-to-digital converter (ADC)

This product has a built-in 12-bit resolution analog-to-digital converter, SARADC, which converts analog inputs to digital values and controls the A/D conversion of up to 26 analog channels (ANI0~ANI25).

The ADC contains the following functions:

- > 12-bit resolution, slew rate: 0.71Msps.
- Triggering mode: support software triggering, hardware triggering and hardware triggering in standby state.
- > Channel selection: support single-channel select mode and multi-channel scan mode.
- > Conversion mode: support single conversion and continuous conversion.
- > Operating voltage: support $1.8V \le V_{DD} \le 5.5V$ operating voltage range.
- > It can detect the built-in reference voltage (1.45V) and temperature sensors.

Trigger mode	Software trigger	Start the conversion by operating the software.	
	Hardware-trigger no-wait	The conversion is started by detecting a hardware trigger.	
	mode		
		In the conversion standby state when the power is cut off, the power is	
	Hardware trigger wait	turned on by detecting the hardware trigger, and the conversion starts	
	mode	automatically after the A/D power stabilization waiting time.	
	Select mode	Select 1 channel of analog input for A/D conversion.	
Channel select		Four consecutive channels can be selected as analog inputs for	
mode	Scan mode	sequential A/D conversion. Four consecutive channels from ANI0 to	
		ANI25 can be selected as analog inputs.	
Conversion mode	Single conversion mode	Perform an A/D conversion for the selected channel.	
	Continuous conversion	Perform continuous A/D conversions for the selected channel until	
	mode	stopped by the software.	
Sampla time/	Number of sample clocks/	The sampling time can be set by register, the default value of sampling	
Sample time/		clock number is 13.5 clk, and the minimum value of conversion clock	
conversion time	CONVERSION CIOCKS	number is 31.5 clk.	

The ADC can set various A/D conversion modes by combining the modes described below.



5.22 Digital-to-analog converter (D/A)

The D/A converter is an 8-bit resolution converter that converts digital inputs to analog signals and controls the analog outputs. It has the following functions.

- 8-bit resolution
- R-2R ladder network
- Analog output voltage
 8-bit resolution: V_{DD}*m8/256 (m8: DACSi register set value)
- > Operation modes

Normal mode, real-time output mode

Remark: i=0

5.23 Operational amplifier (OPA)

This product includes an operational amplifier (OPA) with the following features:

- Supports rail-to-rail operation
- The OPA can operate in constant current mode or buffer mode; the buffer mode can be used to test OPA offset
- The negative feedback terminal of the OPA supports either an internal constant current resistor or an external pin OPA_FB
- The analog input at the positive terminal of the OPA can be selected from either the built-in 5-bit DAC of the op-amp module or the 8-bit DAC provided with this product
- The output of the OPA can be used as an analog input for the A/D converter or as a positive terminal analog input for the comparator 0 (CMP0)
5.24 Comparator (CMP)

This product has built-in two-channel comparators CMP0 and CMP1 with the following features:

- > Can select comparator high speed mode, comparator low speed mode, or comparator window mode.
- > The external reference input and internal reference voltage can be selected for the reference voltage.
- > The cancellation width of the noise cancellation digital filter can be selected.
- > Can detect the active edge of the comparator output and generate an interrupt signal.
- > Can detect the active edge of the comparator output and output the event signal to the linkage controller.

5.25 Two-wire serial debug port (SW-DP)

The ARM's SW-DP interface allows connection to the microcontroller via a serial line debugging tool.

5.26 Safety functions

5.26.1 Flash CRC function (high-speed CRC, universal CRC)

This detects data errors in the flash memory by performing CRC operations.

The following two CRCs can be used according to the application or purpose of use.

- High-speed CRC: During the initialization routine, it can stop the CPU and check the entire code flash area at high speed.
- Universal CRC: This can be used for multi-purpose checking during CPU operation, not limited to the code flash area.

5.26.2 RAM parity error detection function

This detects parity errors when reading RAM data.

5.26.3 SFR guard function

This prevents SFRs from being rewritten when the CPU freezes.

5.26.4 Illegal memory access detection function

This detects illegal access to a invalid memory areas (asuch as areas where no memory is allocated and areas to which access is restricted).

5.26.5 Frequency detection function

Able to use the Timer8 unit to self-test the CPU or peripheral hardware clock frequencies.

5.26.6 A/D test function

The A/D converter is self-tested by A/D converting the positive (+) reference voltage, the negative (-) reference voltage, the analog input channel (ANI), the temperature sensor output voltage, and the internal reference voltage.

5.26.7 Digital output signal level detection function for input/output ports

When the input/output port is in output mode, the output level of the pin can be read.



5.27 Key function

A key interrupt (INTKR) can be generated by inputting the falling edge of the key interrupt input pins (KR0~KR7).



6 Electrical Characteristics

6.1 Typical application peripheral circuit

The reference diagram for the connection of peripheral circuits for typical MCU applications is as follows:



Note 1: This connection is for internal resistor voltage divider. For more information about LCD driver power generation, please refer to section 19.6 in User Manual.



6.2 Absolute maximum voltage ratings

Absolute maximum	voltage rating	s (1/2) ((T _A = -40~105°C)
------------------	----------------	-----------	------------------------------

Item	Symbol	Condition	Rating	Unit
Supply voltage	Vdd	-	-0.5~+6.5	V
Input voltage	Vı	PA00~PA15, PB00~PB15, PC00~PC14 PD00~PD07, PH01~PH04, RESETB/PH00	-0.3~V _{DD} +0.3 ^{Note 1}	V
Output voltage	Vo	PA00~PA15, PB00~PB15, PC00~PC14 PD00~PD07, PH00-PH04	-0.3~V _{DD} +0.3 ^{Note 1}	V
Analog input voltage	V _{AI} ANIO~ANI25		-0.3~V _{DD} +0.3 and -0.3~AV _{REF} (+)+0.3 ^{Note 1,2}	V

Note 1: No more than 6.5V.

Note 2: The pin of the A/D conversion target cannot exceed AV_{REF} (+)+0.3.

Caution: Even if one item in each item instantly exceeds the absolute maximum rating, it may reduce the quality of the product. The absolute maximum ratings are the ratings that may cause physical damage to the product, and the product must be used in a state that do not exceed the ratings.

- 1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
- 2. AV_{REF}(+): A/D converter positive (+) reference voltage
- 3. V_{SS}: Reference voltage.
- 4. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



Absolute maximum voltage ratings (2/2) (TA= -40~105°C)

Item	Symbol	Condition		Rating	Unit
	V _{LI1}	V _{L1} input voltage	Note 1	-0.3~+2.8	V
	V _{LI2}	V _{L2} input voltage	Note 1	-0.3~+6.5	V
	V _{LI3}	V _{L3} input voltage	Note 1	-0.3~+6.5	V
	V _{LI4}	V _{L4} input voltage	Note 1	-0.3~+6.5	V
	V _{LI5}	CAPL, CAPH inp	out voltage Note 1	-0.3~+6.5	V
	V_{LO1}	V _{L1} output voltag	le	-0.3~+6.5	V
LCD voltage	V_{LO2}	V _{L2} output voltag	output voltage -0.3~+6.5		V
	V _{LO3}	VL3 output voltag	le	-0.3~+6.5	V
	V_{LO4}	VL4 output voltag	le	-0.3~+6.5	V
	V_{LO5}	CAPL, CAPH ou	tput voltage Note 1	-0.3~+6.5	V
	VLO6	COM0~COM7,	External resistance division method	-0.3~V _{DD} +0.3 ^{Note 2}	V
		SEG0~SEG41	Capacitor split method	-0.3~V _{DD} +0.3 ^{Note 2}	V
		output voltage	Internal voltage boosting method	-0.3~VLI4+0.3 ^{Note 2}	V

Note 1: These values are the absolute maximum ratings specified when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins, and are not the recommended applied voltage values. In the case of the internal voltage boosting method and the capacitor split method, the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins must be connected to V_{SS} by a capacitor (0.47uF±30%), and a capacitor (0.47uF±30%) must also be connected between the CAPL pin and the CAPH pin.

Note 2: No more than 6.5V.

Remark: Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



6.3 Absolute maximum current ratings

Item	Symbol		Condition	Rating	Unit				
		Dornin	PA00~PA15, PB00~PB15, PC00~PC14	-40	~				
		Per pin	PD00~PD07, PH00~PH02	-40	mA				
Output current,	Іон1	Total of all pins	PA00~PA01, PB00~PB07	-70	mA				
high		-170mA	PB00~PB07, PC00~PC01	-100	mA				
		Per pin		-3	mA				
	IOH2	Pin total	PH03~PH04	-15	mA				
	I _{OL1}					Dernin	PA00~PA14, PB00~PB14, PC00~PC14	10	
		Per pin	PD00~PD07, PH00~PH02	40	mA				
Output current,		Total of all pins	PA00~PB01, PA00~PB07	100	mA				
low		170mA	PB00~PB07, PD00~PD01	120	mA				
		Per pin		15	mA				
	IOL2	Total of all pins		45	mA				
Operating		In normal operation	on mode						
ambient	TA			-40~105	°C				
temperature		In flash memory programming mode							
Storage	т			-65~150	°C				
temperature	T _{stg}	-		-00-100	U				

Caution: Even if one item in each item instantly exceeds the absolute maximum rating, it may reduce the quality of the product. The absolute maximum rating is the rating that may cause physical damage to the product, and the product must be used in a state that do not exceed the ratings.

- 1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
- 2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



6.4 Oscillation circuit characteristics

6.4.1 X1, XT1 characteristics

Item	Resonator	Condition	Min.	Тур.	Max.	Unit
X1 clock oscillation	Ceramic/crystal		1.0		20.0	MHz
frequency (F _X)	resonator	-	1.0	-	20.0	IVITIZ
X1 clock oscillation	Ceramic/crystal	20MHz, C=10pF	_	15	-	me
stabilization time	resonator	ZOWITZ, C=TOPP	-	15	-	ms
X1 clock oscillation	Ceramic/crystal		0.6		1.8	MΩ
feedback resistor	resonator	-	0.0	-	1.0	101 52
XT1 clock oscillation	Crystal resonator		32	32.768	35	KHz
frequency (F _{XT})	Crystal resonator	-	32	32.700	55	ΝΠΖ
XT1 clock oscillation	Cructal recorder	32.768KHz, C=10pF		2	-	
stabilization time	Crystal resonator	52.700KHZ, C=10pr	-	2	-	S

 $(T_{A}=-40\sim105^{\circ}C, 1.8V \leq V_{DD} \leq 5.5V, V_{SS}=0V)$

Remark:

- 1. It only indicates the frequency tolerance range of the oscillation circuit, and the instruction execution time should be referred to the AC characteristics.
- 2. Please ask the resonator manufacturer to evaluate the circuit after installation, and use it after confirming the oscillation characteristics.
- 3. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

6.4.2 On-chip oscillator characteristics

(T _A = -40~105°C, 1.8V≤V _{DD} ≤5.5V, V _{SS} =0V)					
Resonator	Condition	Min.	Тур.	Max.	Unit
High-speed on-chip oscillator clock frequency $(F_{IH})^{Note\;1,2}$	-	1.0	-	32.0	MHz
High-speed on-chip oscillator stabilization time (T_{SU})	-	-	12	-	us
	T _A = 0~70°C	-2.5	-	+2.5	%
High-speed on-chip oscillator clock frequency accuracy	T _A = -10~105°C	-4.5	-	+4.5	%
	T _A = -40~105°C	-7.0	-	+7.0	%
Low-speed on-chip oscillator clock frequency (F_{IL})	-	26.214	32.0	39.322	KHz

Note 1: Select the frequency of the high-speed on-chip oscillator via option bytes.

Note 2: It only indicates the characteristics of the oscillation circuit, so please refer to the AC characteristics for the instruction execution time.

Remark: Low-temperature specification values are guaranteed by the design, and are not tested in mass production.





6.5 DC characteristics

6.5.1 Pin characteristics

Item	Symbol	Conditio	n	Min.	Тур.	Max.	Unit
		PA00~PA15, PB00~PB15	1.8V≤EV _{DD} ≤5.5V -40~85°C	-	-	-12.0 ^{Note 2}	
		PC00~PC14, PD00~PD07 PH00~PH02 Per pin	1.8V≤EV _{DD} ≤5.5V 85~105°C	-	-	-6.0 ^{Note 2}	mA
		PA14~PA15, PB03~PB09,	4.0V≤V _{DD} ≤5.5V 40~85°C	-	-	-50.0	
		PC00~PC03, PC10~PC14, PD00~PD03, PH00~PH02	4.0V≪EV _{DD} ≪5.5V 85~105°C	-	-	-30.0	mA
		Total (when duty cycle≶ 70% ^{Note3})	2.4V≤V _{DD} <4.0V	-	-	-15mA	mA
		70% ¹⁰⁰⁰)	1.8V≤V _{DD} <2.4V	-	-	-10mA	mA
	Іонт	PA00~PA13, PB00~PB02, PB10~PB15, PC04~PC09, PD04~PD07 Total (when duty cycle≤ 70% ^{Note3})	4.0V≤V _{DD} ≤5.5V 40~85°C	-	-	-50.0	
Output current, high ^{Note 1}			4.0V≪EV _{DD} ≪5.5V 85~105°C	-	-	-30.0	mA
			2.4V≤V _{DD} <4.0V	-	-	-15mA	mA
			1.8V≤V _{DD} <2.4V	-	-	-10mA	mA
			4.0V≤V _{DD} ≤5.5V 40~85°C	-	-	-100.0	
		Total (when duty cycle≲ 70% ^{Note3})	4.0V≤EV _{DD} ≤5.5V 85~105°C	-	-	-60.0	mA
			2.4V≤V _{DD} <4.0V	-	-	-30mA	
			1.8V≤V _{DD} <2.4V	-	-	-20mA	
		PH03 ~ PH04 Per pin	1.8V≤EV _{DD} ≤5.5V	-	-	-2.5 ^{Note 2}	mA
	Іон2	Total (when duty cycle≤ 70% ^{Note3})	1.8V≤EV _{DD} ≤5.5V	-	-	-5	mA

Note 1: This is the value of current that guarantees the operation of the device even if current flows from the V_{DD} pin to the output pins.

Note 2: The total current value cannot be exceeded.

Note 3: This is the output current value for the "Duty cycle \leq 70% condition".

The following formula can be used to calculate the output current value when the duty cycle is changed to >70% (when the duty cycle is changed to n%).

• Total pin output current= $(I_{OH} \times 0.7)/(n \times 0.01)$

<Calculation example> I_{OH} =-10.0mA, n =80%

Total pin output current = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

The current at each pin does not vary by duty cycle and will not flow above the absolute maximum rating.



Caution: Setting to N-channel open drain mode will not output a high level.

Remark:

- 1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
- 2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

Item	Symbol	Condition		Min.	Тур.	Max.	Unit			
		PA00~PA15, PB00~PB15 PC00~PC14, PD00~PD07	1.8V≪EV _{DD} ≪5.5V -40~85°C	-	-	30 ^{Note 2}				
		PH00~PH02 Per pin	1.8V≪EV _{DD} ≪5.5V 85~105°C	-	-	15 ^{Note 2}	mA			
		PA14~PA15, PB03~PB09,	4.0V≤V _{DD} ≤5.5V 40~85℃	-	-	60				
		PC00~PC03, PC10~PC14, PD00~PD03, PH00~PH02	4.0V≪EV _{DD} ≪5.5V 85~105°C	-	-	45	mA			
		Total (when duty cycle≤ 70% ^{Note3})	2.4V≤V _{DD} <4.0V	-	-	25	mA			
		70%(1000)	1.8V≤V _{DD} <2.4V	-	-	15	mA			
Output	Iol1	PA00~PA13, PB00~PB02, PB10~PB15, PC04~PC09, PD04~PD07 Total (when duty cycle≤ 70% ^{Note3})	4.0V≪V _{DD} ≪5.5V 40~85°C	-	-	60				
current, Iow ^{Note 1}			4.0V≪EV _{DD} ≪5.5V 85~105℃	-	-	45	mA			
			2.4V≤V _{DD} <4. 0V	-	-	25	mA			
			1.8V≪V _{DD} <2.4V	-	-	15	mA			
						4.0V≪V _{DD} ≪5.5V 40~85°C	-	-	120	
		Total (when duty cycle≶ 70% ^{Note3})	4.0V≪EV _{DD} ≪5.5V 85~105°C	-	-	90	mA			
			2.4V≤V _{DD} <4. 0V	-	-	50				
			1.8V≤V _{DD} <2.4V	-	-	30				
		PH03 ~ PH04 Per pin	1.8V≤EV _{DD} ≤5.5V	-	-	8 ^{Note 2}	mA			
	Iol2	Total (when duty cycle≶ 70% ^{Note3})	1.8V≤EV _{DD} ≤5.5V	-	-	15	mA			

(T_A= -40~105°C, 1.8V≤EV_{DD}=V_{DD}≤5.5V, V_{SS}=EV_{SS} =0V)

Note 1: This is the value of current that guarantees the operation of the device even if current flows from the output pins to the V_{SS} pin.

Note 2: The total current value cannot be exceeded.

Note 3: This is the output current value for the "Duty cycle \leq 70% condition".

The following formula can be used to calculate the output current value when the duty cycle is changed to >70% (n% duty cycle).

• Total output current = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Calculation example> I_{OL} = 10.0mA, n = 80%

Total output current = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

The current at each pin does not vary by duty cycle and will not flow above the absolute maximum



rating.

Remark:

- 1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
- 2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

(1A= -40~105 C, 1.6V ≤ VDD ≤ 5.5V, VSS=0V)							
Item	Symbol	Condition		Min.	Тур.	Max.	Unit
Power supply input voltage	V _{DD} EV _{DD}	-		1.8	-	5.5	V
Power ground input voltage	V _{SS} EV _{SS}	-		-0.3	-	-	V
Input voltage, high	VIH1	PA00~PA15, PB00~PB15 PC00~PC14, PD00~PD07 PH00~PH04	Schmitt input	0.8V _{DD}	-	V _{DD}	V
Input voltage, low	VIL1	PA00~PA15, PB00~PB15 PC00~PC14, PD00~PD07 PH00~PH04	Schmitt input	0	-	0.2V _{DD}	V

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Caution: Setting to N-channel open drain mode will not output a high level.

- 1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
- 2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Item	Symbol	Conditi	Min.	Тур.	Max.	Unit	
			4.0V≤V _{DD} ≤5.5V	V _{DD} -1.5	-	_	V
			I _{OH1} = -12.0mA	vD0-1.0	-	-	v
		PA00~PA15, PB00~PB15	4.0V≤V _{DD} ≤5.5V	V _{DD} -0.7			V
	V _{OH1}	PC00~PC14, PD00~PD07	I _{OH1} = -6.0mA	VDD-0.7	-	-	v
	V OH1	PH00~PH02	$2.4V \leq V_{DD} \leq 5.5V$	V _{DD} -0.6	-		V
		FII00~FII02	I _{OH1} = -3.0mA	VDD-0.0	-	-	v
			1.8V≤V _{DD} ≤5.5V	V _{DD} -0.5	-		V
Output			I _{OH1} = -2.0mA	v DD-0.5	-	-	v
voltage, high			4.0V≤V _{DD} ≤5.5V	V _{DD} -1.5	-	_	V
			I _{OH2} = -2.5mA	VDD-1.5	-	-	v
			4.0V≤V _{DD} ≤5.5V	V _{DD} -0.7		-	V
	V _{OH2}	PH03~PH04	I _{OH2} = -1.5mA	VDD-0.7	-	_	v
	VOH2		2.4V≤V _{DD} ≤5.5V	V _{DD} -0.6	-	-	V
			I _{OH2} = -0.6mA	VDD-0.0			v
			1.8V≤V _{DD} ≤5.5V	V _{DD} -0.5	-	_	V
			I _{OH2} = -0.3mA	VDD-0.5		-	v
	Maria	PA00~PA15, PB00~PB15 PC00~PC14, PD00~PD07 PH00~PH02	4.0V≤V _{DD} ≤5.5V	-	-	1.2	V
			I _{OL1} =30.0mA			1.2	v
			$4.0V \leq V_{DD} \leq 5.5V$	-	-	0.7	V
			I _{OL1} =15.0mA		-	0.7	v
	Vol1		2.4V≤V _{DD} ≤5.5V		-	0.4	V
			I _{OL1} =8.0mA	-	-	0.4	v
			1.8V≤V _{DD} ≤5.5V		-	0.4	V
Output			I _{OL1} =3.0mA	-	-	0.4	v
voltage, low			4.0V≤V _{DD} ≤5.5V			1.2	V
			I _{OL2} =8.0mA	-	-	1.2	v
			4.0V≤V _{DD} ≤5.5V			0.7	V
	Vol2	PH03~PH04	I _{OL2} =4.0mA	-	-	0.7	V
	V OL2	FH03~FH04	2.4V≤V _{DD} ≤5.5V			0.4	V
			I _{OL2} =2.0mA	-	-	0.4	v
			1.8V≤V _{DD} ≤5.5V			0.4	V
			I _{OL2} =1.0mA	-	-	0.4	v

- 1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
- 2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Item	Symbol	Condi	Condition				Unit
Input	I _{LIH1}	PA00~PA15, PB00~PB15 PC00~PC14, PD00~PD07 PH00~PH02	VI=VDD	-	-	1	uA
leakage	ILIH2	RESETB/PH00	VI=VDD	-	-	1	uA
current, high Iынз	PH03~PH04 (XT1, XT2)	VI=VDD, when an input port and external clock are inputting	-	-	1	uA	
			V _I =V _{DD} , when connecting a resonator	-	-	10	uA
Input	ILIL1	PA00~PA15, PB00~PB15 PC00~PC14, PD00~PD07 PH00~PH02	VI=VSS	-	-	-1	uA
leakage	I _{LIL2}	RESETB/PH00	VI=VSS	-	-	-1	uA
current, low	ILIL3	PH03~PH04 (XT1, XT2)	VI=VSS, when an input port and external clock are inputting	-	-	-1	uA
			VI=VSS, when connecting a resonator	-	-	-10	uA
Internal pull-up resistance	Ru	PA00~PA15, PB00~PB15 PC00~PC14, PD00~PD07 PH00~PH02	V _I =V _{SS} , when inputting a port	10	30	100	KΩ
Internal pull-down resistance	R₀	PA00~PA15, PB00~PB15 PC00~PC14, PD00~PD07 PH01~PH02	V _I =V _{DD} , when inputting a port	10	30	100	KΩ

- 1. Unless otherwise specified, the characteristics of alternate-function pins are the same as the characteristics of the port pins.
- 2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

6.5.2 Power supply current characteristics

Item	Symbol	C, 1.8V ≤ V _C	Condition				Тур.	Max.	Unit
			High-speed on- chip oscillator	Fносо=32MHz, Fiн=3	32MHz ^{Note3}	-	3.0	6.5	mA
			High-speed		Square wave input	-	3.7	5.0	
		Dummarada	main system clock	F _{MX} =20MHz ^{Note 2}	Crystal oscillator connection	-	3.7	5.0	mA
	IDD1	Run mode	Subsystem		Square wave input	-	11.0	85	
		clock operation	F _{SUB} =32.768KHz ^{Note4}	Crystal oscillator connection	-	11.0	85	uA	
		Low-speed on- chip oscillator		FIL=32KHz ^{Note8}		-	5.1	80	uA
Supply current			High-speed on- chip oscillator	F _{HOCO} =32MHz, F _{IH} =3	32MHz ^{Note3}	-	0.9	4.5	mA
Note 1		High-speed main system clock	High-speed		Square wave input	-	0.7	4.0	
	IDD2		_	F _{MX} =20MHz ^{Note 2} Crystal oscillator connection		-	0.7	4.0	mA
	IDD2	Sleep mode			Square wave input	-	1.85	35	
		operation	F _{SUB} =32.768KHz ^{Note} ⁵	Crystal oscillator connection	-	1.85	35	uA	
			Low-speed on- chip oscillator	FIL=32KHz ^{Note8}		-	1.05	35	uA
			T _A = -40°C~25°C	V _{DD} =3.0V		-	0.7	1.2	
	IDD3 ^{Note6}	Deep sleep mode ^{Note7}	T _A = -40°C~85°C	V _{DD} =3.0V		-	0.7	12	uA
			T _A = -40°C~105°C	V _{DD} =3.0V		-	0.7	20	

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Note 1: This is the total current through V_{DD}, including input leakage current fixed to V_{DD} or V_{SS} on the input pin. Typical value: CPU is in multiplication instruction execution (I_{DD1}) and does not include external operating current. Maximum Value: The CPU is in multiply instruction execution (I_{DD1}) and contains external operating current, but does not include current to the A/D converter, LVD circuitry, I/O ports, and internal pull-up or pull-down resistors, nor does it include the current when overwriting the data flash memory.

- Note 2: This is when the high-speed on-chip oscillator and the subsystem clock are stopped.
- Note 3: This is when the high-speed main and subsystem clock are stopped.
- Note 4: This is when the high-speed on-chip oscillator and the high-speed main system clock are stopped.
- Note 5: This is when the high-speed on-chip oscillator and the high-speed main system clock are stopped. Contains current to the RTC, but does not include current to 15-bit interval timers and watchdog timers.
- Note 6: Current flowing to the RTC, 15-bit interval timer and watchdog timer is not included. The MDSET[1:0] of the LCDM0 register needs to be set to b'11.
- Note 7: For current values when the subsystem clock is running in deep sleep mode, refer to current values when the subsystem clock is running in sleep mode.
- Note 8: This is when the high-speed on-chip oscillator, the high-speed main system clock and the subsystem clock are stopped.

- 1. FHOCO: High-speed on-chip oscillator clock frequency, FIH: High-speed on-chip oscillator system clock frequency
- 2. F_{SUB}: External subsystem clock frequency (XT1/ XT2 clock oscillation frequency)
- 3. F_{MX}: External main system clock frequency (X1/ X2 clock oscillation frequency).
- 4. FIL: Low-speed on-chip oscillator clock frequency
- 5. Typical temperature condition: $T_A=25^{\circ}C$.
- 6. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Item	Symbol	≈V _{DD} ≪5.5V,	Min.	Тур.	Max.	Unit			
Low speed on- chip oscillator operating current	FiL ^{Note 1}			-		-	0.2	-	uA
RTC operating	IRTC ^{Note}		-			-	0.04	_	uA
current	1,2,3			-		_	0.04	-	uA
15-bit interval timer operating current	IIT ^{Note 1,2,4}		-				0.02	-	uA
Watchdog timer operating current	IWDT Note 1,2,5	F⊫=32KHz					0.22	-	uA
		ADC HS mo	ADC HS mode @32MHz				2.2	-	mA
A/D converter operating	ADC ^{Note 1,6}	ADC HS mo	ADC HS mode @4MHz				1.3	-	mA
current	TADC 110 /	ADC LC mod	de @16MHz			-	1.1	-	mA
Guirein		ADC LC mod	de @4MHz			-	0.8	-	mA
OPA operating current		Per channel	Per channel			-	135	150	uA
CMP operating	ICMP ^{Note 1,9}	Per channel		-		-	60	100	uA
current	ICMP -			-		-	80	140	uA
LVD operating current	LVD ^{Note 1,7}			-		-	0.08		uA
	ILCD1 ^{Note} 1,10,11	External resistance division method	LCD=Fsub	1/3 bias 4 time slices	V _{DD} =5.0V V _{L4} =5.0V	-	0.04	0.2	uA
LCD operating	ILCD2 ^{Note}	Internal voltage	F _{LCD} =F _{SUB} LCD	1/3 bias 4 time	V _{DD} =3.0V V _{L4} =3.0V (V _{LCD} =04H)	-	0.85	2.2	
current	1,10	boosting method	clock=128 Hz	slices	V _{DD} =5.0V V _{L4} =5.1V (V _{LCD} =12H)	-	1.0	4.0	uA
	I _{LCD3} Note 1,10	Capacitor split method	FLCD=FSUB LCD clock =128Hz	1/3 bias 4 time slices	V _{DD} =3.0V V _{L4} =3.0V	-	0.2	0.5	

Note 1: This is the current flowing through V_{DD} .

Note 2: This is when the high-speed on-chip oscillator and the high-speed system clock are stopped.

Note 3: This is the current that flows only to the real-time clock (RTC) (excluding the operating current of

the low-speed on-chip oscillator and the XT1 oscillation circuit). In the case of a real-time clock operating in run mode or sleep mode, the current value of the microcontroller is I_{DD1} or I_{DD2} plus the I_{RTC} value. In addition, I_{FIL} must be added when selecting a low-speed on-chip oscillator. When the subsystem clock is running, I_{DD2} contains the operating current of the real-time clock.

- Note 4: This is the current that flows only to the 15-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and XT1 oscillation circuit). In the case of 15-bit interval timer operation in run mode or sleep mode, the current value of the microcontroller is I_{DD1} or I_{DD2} plus the I_{IT} value. In addition, I_{FIL} must be added when selecting a low-speed on-chip oscillator.
- Note 5: This is the current that flows only to the watchdog timer (including the operating current of the lowspeed on-chip oscillator). In the case of watchdog timer operation, the current value of the microcontroller is IDD1 or IDD2 or IDD3 plus IWDT.
- Note 6: This is the current that only flows to the A/D converter. In the case of A/D converter operation in run mode or sleep mode, the current value of the microcontroller is I_{DD1} or I_{DD2} plus the I_{ADC} value.
- Note 7: This is the current that only flows to the LVD circuit. In the case of LVD circuit operation, the current value of the microcontroller is I_{DD1} or I_{DD2} or I_{DD3} plus the value of I_{LVD}.
- Note 8: This is the current that only flows to the D/A converter. In the case of D/A converter operation in run mode or sleep mode, the current value of the microcontroller is I_{DD1} or I_{DD2} plus the I_{DAC} value.
- Note 9: This is the current that only flows to the comparator circuit. In the case of comparator circuit operation, the current value of the microcontroller is I_{DD1} or I_{DD2} or I_{DD3} plus the I_{CMP} value.
- Note 10: This refers to the current flowing to the LCD controller/driver only. In both operating mode and HALT mode, the current value of the BAT32G127 microcontroller is the power supply current (I_{DD1} or I_{DD2}) plus the LCD operating current (I_{LCD1}, I_{LCD2}, or I_{LCD3}). This does not include the current flowing to the LCD display. Typical and maximum values are based on the following conditions:
 - The 20-pin is configured for segment function, with all LEDs on.
 - The system clock is set to F_{SUB}, and the LCD clock is 128 Hz (LCDC0=07H).
 - Configured with 4 time slices and 1/3 bias.

Note 11: When using an external resistance division method, the current flowing to the external divider resistor is not included.

- 1. FIL: Low-speed on-chip oscillator clock frequency
- 2. Typical temperature condition: $T_A=25^{\circ}C$.
- 3. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



6.6 AC characteristics

Item	Symbol	Col	ndition	Min.	Тур.	Max.	Unit
Instruction cycle	Tau	Main system clock (F _{MAIN}) operation	1.8V≪V _{DD} ≪5.5V	0.03125	-	1	us
(min instruction execution time)	Тсү	Subsystem clock (Fsub) operation	1.8V≪V _{DD} ≪5.5V	28.5	30.5	31.3	us
External system	F _{EX}	1.8V≤V _{DD} ≤5.5 ^v	V	1.0	-	20.0	MHz
clock frequency	F _{EXS}	1.8V≤V _{DD} ≤5.5 ^v	V	32.0	-	35.0	KHz
External system clock input	T _{exh} T _{exl}	1.8V≤V _{DD} ≤5.5	V	24	-	-	ns
high-level width, low-level width	T _{exhs} T _{exls}	1.8V≪V _{DD} ≪5.5 ^v	V	13.7	-	-	us
TI00 ~TI07 inputs high-level width, low-level width	Ттін Тті∟	1.8V≪V _{DD} ≪5.51	V	1/F _{мск} +10	-	-	ns
T000 T007		4.0V≤V _{DD} ≤5.5 ^v	V	-	-	16	MHz
TO00 ~ TO07 output frequency	Fто	2.4V≤V _{DD} <4.0V		-	-	8	MHz
output frequency		1.8V≤V _{DD} <2.4	V	-	-	4	MHz
CLKBUZ0		4.0V≪V _{DD} ≪5.5 ^v	V	-	-	16	MHz
CLKBUZ1	F _{PCL}	2.4V≪V _{DD} <4.0 ^v	V	-	-	8	MHz
output frequency		1.8V≪V _{DD} <2.4	V	-	-	4	MHz
Interrupt input high-level width, low-level width	Tinth Tintl	INTP0 ~ INTP5	1.8V≪V _{DD} ≪5.5V	1	-	-	us
Key interrupt input high-level width, low-level width	Ткг	KR0 ~ KR7	1.8V≤V _{DD} ≤5.5V	250	-	-	ns
RESETB low-level width	T _{RSL}		-	10	-	-	us

 $(T_{A}=-40\sim105^{\circ}C, 1.8V \le V_{DD} \le 5.5V, V_{SS}=0V)$

- 1. FMCK: Timer8 operating clock frequency.
- 2. Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



6.7 Peripheral functions characteristics

6.7.1 Universal interface unit

1) UART mode

(T_A= -40~85°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

ltem		Specifica	Unit			
nem		Condition	Min.	Max.	Unit	
Transfer rate		-		F мск/6	bps	
	$1.8V \leqslant V_{DD} \leqslant 5.5V$	Theoretical value of the maximum	-	10.6	Mbps	
		transfer rate F _{MCK} =F _{CLK}				

(T_A=85~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Item	Condition		Specifica	Unit	
item		Condition	Min.	Max.	Unit
		-	-	Fмск/12	bps
Transfer rate	Transfer rate $1.8V \le V_{DD} \le 5.5V$	Theoretical value of the maximum transfer rate $F_{\text{MCK}}{=}F_{\text{CLK}}$	-	5.3	Mbps



2) 3-wire SPI mode (master mode, internal clock output)

Itom	Symbol	0	andition	-40 ~	85°C	85 ~ 1	05°C	Unit
Item	Symbol	C	ondition	Min.	Max.	Min.	Max.	Unit
SCLKp cycle time	Тири	Тксү1 ≥ 2/	$2.7V \leqslant V_{DD} \leqslant 5.5V$	62.5	-	125	-	ns
	TKCY1	Fclk	$1.8V \leqslant V_{DD} \leqslant 5.5V$	125	-	250	-	ns
SCLKp high/low	Ткн1	$2.7V \leq V_{DD} \leq 5$	$2.7V \leq V_{DD} \leq 5.5V$		-	Т _{КСҮ1} /2- 10	-	ns
level width	T _{KL1}	$1.8V \leqslant V_{DD} \leqslant 5.5V$		Т _{КСҮ1} /2- 19	-	Т _{КСҮ1} /2- 38	-	ns
SDIp set-up	т	$2.7V \leq V_{DD} \leq 5$	5.5V	17	-	33	-	ns
time (for SCLKp↑)	Tsik1	$1.8V \leq V_{DD} \leq 5$	5.5V	28	-	55	-	ns
SDIp hold time (for SCLKp↑)	T _{KSI1}	$1.8V \leqslant V_{DD} \leqslant 5.5V$		5	-	10	-	ns
Delay time from SCLKp↓→SDOp	Tkso1	$1.8V \le V_{DD} \le 5$ C=20pF Note 1	5.5V	-	5	-	10	ns

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Note 1: C is the load capacitance of the SCLKp, SDOp output lines.

Caution: Through the Port Input Mode Register and Port Output Mode Register, the SDIp pin is selected as the normal input buffer and the SDOp pin and SCLKp pin are selected as the normal output mode.



3) 3-wire SPI mode (slave mode, external clock input)

			5.5V, Vss=0V)	-40 ~ 8	5°C	85 ~ 10	05°C	
Item	Symbol	Co	ondition	Min.	Max.	Min.	Max.	Unit
		$4.0V \leqslant V_{DD}$	20MHz < F _{MCK}	8/Емск	-	16/Fмск	-	ns
		≤ 5.5V	F _{MCK} ≤20MHz	6/F _{MCK}	-	12/F _{МСК}	-	ns
		$2.7V \leqslant V_{DD}$	16MHz < F _{MCK}	8/F _{MCK}	-	16/F _{МСК}	-	ns
		≤ 5.5V	F _{MCK} ≤16MHz	6/F _{MCK}	-	12/F _{МСК}	-	ns
SCLKp cycle	$\begin{array}{c c} SCLKp \ cycle \\ time \end{array} T_{KCY2} 2.4V \leqslant V_{DD} \leqslant \end{array}$			6/Ғмск		12/Fмск		
time			5.5V	6/гмск and≥ 500	-	and≥	-	ns
				anu≥ 500		1000		
						12/Fмск		
		$1.8V \leq V_{DD} \leq$	$.8V \leq V_{DD} \leq 5.5V$		-	and≥	-	ns
						1500		
SCLKp	Ткн2	$4.0V \leqslant V_{DD} \leqslant$	5.5V	Тксү1/2-7	-	Тксү1/2-14	-	ns
high/low level	T _{KH2}	$2.7V \leq V_{DD} \leq$	5.5V	Тксү1/2-8	-	Тксү1/2-16	-	ns
width	I KLZ	$1.8V \leq V_{DD} \leq$	5.5V	Тксү1/2-18	-	Тксү1/2-36	-	ns
SDIp set-up		$2.7V \leqslant V_{DD} \leqslant$	5.5V	1/Fмск+20	-	1/F _{мск} +40	-	ns
time	T _{SIK2}	$1.8V \leq V_{DD} \leq$	5 5 1	1/Fмск+30	_	1/Fмск+60		ns
(for SCLKp↑)		1.00 < 000 <	5.5 V		_		_	115
SDIp hold								
time	T _{KSI2}	$1.8V \leq V_{DD} \leq$	5.5V	1/F _{MCK} +31	-	1/F _{MCK} +62	-	ns
(for SCLKp↑)								
		$2.7V \leq V_{DD} \leq$	5.5V	-	2/Fмск+	_	2/F _{мск+}	ns
Delay time		C=30pF Note 1	C=30pF Note 1		44		66	115
from	T _{KSO2}		$2.4V \leqslant V_{DD} \leqslant 5.5V$ C=30pF ^{Note 1}		2/F _{мск} +	-	2/F _{мск} +	ns
SCLKp↓→SD	• NSU2	C=30pF Note 1			75		113	113
Ор		$1.8V \leq V_{DD} \leq$	5.5V	_	2/F _{мск} +	_	2/F _{мск} +	ns
		C=30pF Note 1		_	100	_	150	115

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Note 1: C is the load capacitance of the SCLKp, SDOp output lines.

Caution: Through the Port Input Mode Register and Port Output Mode Register, the SDIp and SCLKp pins are selected as the normal input buffers and the SDOp pin is selected as the normal output mode. Remark: This specification is guaranteed by the design, and is not tested in mass production.



4) 4-wire SPI mode (slave mode, external clock input)

(1)	A- +0~10	00, 1.00 <	≪VDD≪3.3V, VSS=0V)					
Item	Symbol		Condition	-40 ~ 85	5°C	85 ~ 10	5°C	Unit
nem	item Cymbol		Condition		Max.	Min.	Max.	Unit
	DAPmr		$2.7V \leqslant V_{DD} \leqslant 5.5V$	120	-	240	-	ns
SSI00	Тария	0	$1.8V \leqslant V_{DD} \leqslant 5.5V$	200	-	400	-	ns
set-up time	set-up time Tssik DAI		$2.7V \leqslant V_{DD} \leqslant 5.5V$	1/F _{MCK} +120	-	1/F _{MCK} +240	-	ns
		1	$1.8V \leqslant V_{DD} \leqslant 5.5V$	1/F _{MCK} +200	-	1/F _{MCK} +400	-	ns
		DAPmn=	$2.7V \leqslant V_{DD} \leqslant 5.5V$	1/Fмск+120	-	1/Fмск+240	-	ns
SSI00	Turasi	0	$1.8V \leqslant V_{DD} \leqslant 5.5V$	1/F _{MCK} +200	-	1/F _{MCK} +400	-	ns
hold time	Tĸssi	DAPmn=	$2.7V \leqslant V_{DD} \leqslant 5.5V$	120	-	240	-	ns
		1	$1.8V \leqslant V_{DD} \leqslant 5.5V$	200	-	400	-	ns

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Caution: Select the SDIp and SCLKp pins as the normal input buffers and the SDOp pin as the normal output mode via the Port Input Mode Register and Port Output Mode Register.



5) Simplified IIC mode

 $(T_{A}=-40\sim105^{\circ}C, 1.8V \leq V_{DD} \leq 5.5V, V_{SS}=0V)$

		Que dition	-40 ~ 85	5°C	85 ~ 105°	С	1.1
Item	Symbol	Condition	Min.	Max.	Min.	Max.	Unit
		$\begin{array}{l} 2.7 V \leqslant \ V_{DD} \leqslant 5.5 V \\ C_{b} = 50 \ pF, \ R_{b} = 2.7 \\ k \Omega \end{array}$	-	1000 ^{Note 1}	-	400 ^{Note} 1	KHz
SCLr clock frequency	F _{SCL}	$\begin{array}{l} 1.8 V \leqslant \ V_{DD} \leqslant 5.5 V \\ C_{b} = 100 \ pF, \ R_{b} = 3 \\ k \Omega \end{array}$	-	400 ^{Note 1}	-	100 ^{Note} 1	KHz
		$\label{eq:VDD} \begin{array}{l} 1.8 V \leqslant V_{DD} \leqslant 2.7 V \\ C_{b} = 100 \; pF, R_{b} = 5 \\ k \Omega \end{array}$	-	300 ^{Note 1}	-	75 ^{Note 1}	KHz
		$\begin{array}{l} 2.7 V \leqslant \ V_{DD} \leqslant 5.5 V \\ C_{b} = 50 \ pF, \ R_{b} = 2.7 \\ k \Omega \end{array}$	475	-	1200	-	ns
Hold time when SCLr is Iow	TLOW	$\label{eq:VDD} \begin{array}{l} 1.8 V \leqslant V_{DD} \leqslant 5.5 V \\ C_b = 100 \mbox{ pF}, \ R_b = 3 \\ k \Omega \end{array}$	1150	-	4600	-	ns
	($\label{eq:VDD} \begin{split} 1.8 V \leqslant V_{DD} \leqslant 2.7 V \\ C_b = 100 \text{ pF}, \text{ R}_b = 5 \\ \text{k} \Omega \end{split}$	1550	-	6500	-	ns
		$\begin{array}{l} 2.7 V \leqslant V_{DD} \leqslant 5.5 V \\ C_b = 50 \; pF, \; R_b = 2.7 \\ k \Omega \end{array}$	475	-	1200	-	ns
Hold time when SCLr is high	Тнідн	$\label{eq:VDD} \begin{array}{l} 1.8 V \leqslant V_{\text{DD}} \leqslant 5.5 V \\ C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 3 \\ \text{k} \Omega \end{array}$	1150	-	4600	-	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 V \leqslant V_{DD} \leqslant 2.7 V \\ C_b = 100 \ p F, \ R_b = 5 \\ k \Omega \end{array}$	1550	-	6500	-	ns
		$\begin{array}{l} 2.7 V \leqslant V_{DD} \leqslant 5.5 V \\ C_{b} = 50 \; pF, R_{b} = 2.7 \\ k\Omega \end{array}$	1/Fмск+85 ^{Note 2}	-	1/Fмск+220 ^{Note 2}	-	ns
Data setup time (reception)	Tsu: dat	$\label{eq:VDD} \begin{array}{l} 1.8 V \leqslant V_{DD} \leqslant 5.5 V \\ C_{b} = 100 \; pF, \; R_{b} = 3 \\ k \Omega \end{array}$	1/F _{MCK} +145 ^{Note} 2	-	1/F _{MCK} +580 ^{Note 2}	-	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 V \leqslant V_{DD} \leqslant 2.7 V \\ C_{b} = 100 \; pF, R_{b} = 5 \\ k \Omega \end{array}$	1/F _{MCK} +230 ^{Note} 2	-	1/F _{MCK} +1200 ^{Note} 2	-	ns
Data hold time (transmission)	Thd: dat	$\begin{array}{l} 2.7 V \leqslant V_{DD} \leqslant 5.5 V \\ C_{b} = 50 \; pF, R_{b} = 2.7 \\ k \Omega \end{array}$	-	305	-	770	ns



$1.8V \le V_{DD} \le 5.5V$ $C_b = 100 \text{ pF}, R_b = 3$	-	355	-	1420	ns
kΩ					
$1.8V \leqslant V_{DD} \leqslant 2.7V$					
$C_{b} = 100 \text{ pF}, R_{b} = 5$	-	405	-	2070	ns
kΩ					

Note 1: Set the value to $F_{MCK}/4$.

Note 2: Set the F_{MCK} value to keep the hold time of SCLr = "L" and SCLr = "H".



6.7.2 Serial interface IICA

1) I²C standard mode

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

ltorm	Sumbol	Condition	Specifica	tion value	Unit	
Item	Symbol	Condition	Min.	Max.	Unit	
SCLA0 clock frequency	Fsc∟	Standard mode: F _{CLK} ≥1MHz	-	100	KHz	
Set-up time of the start condition	TSU: STA	-	4.7	-	us	
Hold time of the start condition ^{Note1}	Thd: sta	-	4.0	-	us	
Hold time when SCLA0 is low	TLOW	-	4.7	-	us	
Hold time when SCLA0 is high	Тнідн	-	4.0	-	us	
Data set-up time (reception)	T _{SU: DAT}	-	250	-	ns	
Data hold time (transmission) ^{Note2}	Thd: dat	-	0	3.45	us	
Set-up time of the stop condition	Tsu: sto	-	4.0	-	us	
Bus idle time	T _{BUF}	-	4.7	-	us	

Note 1: Generate the first clock pulse after a start condition or a restart condition is generated.

Note 2: The maximum value of T_{HD: DAT} needs to be guaranteed during normal transfer and needs to be waited during acknowledger (ACK).

Caution: The maximum value of C_b (communication line capacitance) for each mode and the value of R_b (communication line pull-up resistor value) at this time are as follows:

Standard mode: Cb=400pF, Rb=2.7K\Omega

Remark: This specification is guaranteed by the design, and is not tested in mass production.

2) I²C fast mode

(T _A = -40~105°C, 1.8V≤	≦V _{DD} ≪5.5V, 1	V _{SS} =0V)				
ltom	Sumbol	Condition	Specifica	tion value	Unit	
Item	Symbol	Condition	Min.	Max.	Unit	
SCLA0 clock frequency	F _{SCL}	Fast mode: F _{CLK} ≥3.5MHz	-	400	KHz	
Set-up time of the start	TSU: STA	-	0.6	-	us	
condition						
Hold time of the start condition ^{Note1}	THD: STA	-	0.6	-	us	
Hold time when SCLA0 is low	TLOW	-	1.3	-	us	



Hold time when SCLA0 is high	Тнідн	-	0.6	-	us
Data set-up time (reception)	T _{SU: DAT}	-	100	-	ns
Data hold time (transmission) Note2	Thd: dat	-	0	0.9	us
Set-up time of the stop condition	Tsu: sto	-	0.6	-	us
Bus idle time	TBUF	-	1.3	-	us

Note 1: Generate the first clock pulse after a start condition or a restart condition is generated.

Note 2: The maximum value of T_{HD: DAT} needs to be guaranteed during normal transfer and needs to be waited during acknowledger (ACK).

Caution: The maximum value of C_b (communication line capacitance) for each mode and the value of R_b (pull-up resistor value of the communication line) at this time are as follows: Fast mode: $C_b=320$ pF, $R_b=1.1$ K Ω



3) I²C enhanced fast mode

 $(T_{A}=-40\sim105^{\circ}C, 1.8V \leq V_{DD} \leq 5.5V, V_{SS}=0V)$

l to m	Cumple al	Condition	Specification	n value	Unit	
Item	Symbol Condition		Min. Max.		Unit	
SCLA0 clock frequency	F _{SCL}	Enhanced fast mode:	-	1000	KHz	
SCLAU Clock frequency	FSCL	F _{CLK} ≥10MHz	-	1000	NI IZ	
Set-up time of the start	TSU: STA	_	0.26	-	us	
condition	150: STA		0.20	_	us	
Hold time of the start	T _{HD: STA}	-	0.26	-	us	
condition Note1	THD: STA		0.20	_	us	
Hold time when SCLA0 is	TLOW	-	0.5	_	us	
low			0.0	_	45	
Hold time when SCLA0 is	T _{HIGH}	_	0.26	_	us	
high	THIGH	-	0.20	-	us	
Data set-up time (reception)	TSU: DAT	-	50	-	ns	
Data hold time	T _{HD: DAT}		0	0.45	110	
(transmission) Note2	I HD: DAT	-	0	0.45	US	
Set-up time of the stop	Toulotte		0.26		110	
condition	Tsu: sto	-	0.20	-	US	
Bus idle time	T _{BUF}	-	0.5	-	us	

Note 1: Generate the first clock pulse after a start condition or restart condition is generated.

Note 2: The maximum value of T_{HD: DAT} needs to be guaranteed during normal transfer and needs to be waited during acknowledger (ACK).

Caution: The maximum value of C_b (communication line capacitance) for each mode and the value of R_b (pull-up resistor value of the communication line) at this time are as follows:

Enhanced fast mode: $C_b=120pF$, $R_b=1.1K\Omega$



6.8 Analog characteristics

6.8.1 A/D converter characteristics

Classification of A/D converter characteristics

	Reference voltage	Reference voltage(+)=AV _{REFP}	Reference voltage(+)=VDD
Input channel		Reference voltage(–)=AV _{REFM}	Reference voltage (–)=Vss
ANI0~ANI25			
Internal reference volta	age, temperature	Refer to 6.8.1(1)	Refer to 6.8.1(2)
sensor output voltage			

(1) When selecting reference voltage (+)=AV_{REFP}/ANI0, reference voltage (-)=AV_{REFM}/ANI1

 $(T_{\text{A}\text{=}}-40\text{-}105^{\circ}\text{C},\ 1.8\text{V}{\leqslant}\text{AV}_{\text{REFP}}{\leqslant}\text{V}_{\text{DD}}{\leqslant}5.5\text{V},\ \text{V}_{\text{SS}\text{=}}0\text{V},\ \text{reference voltage (+)=}\text{AV}_{\text{REFP}},$

Item	Symbol	Conditi	on	Min.	Тур.	Max.	Unit
Resolution	RES	-		-	12	-	bit
Combined error Note 1	AINL	12-bit resolution	$1.8V \leq AV_{REFP} \leq 5.5V$	-	3	-	LSB
Conversion time ^{Note 3}		12-bit resolution Conversion target: ANI0~ ANI25	1.8V≪V _{DD} ≪5.5V	45	-	-	T _{MCLK}
	Τςονν	12-bit resolution Conversion target: internal reference voltage, temperature sensor output voltage, OPA output voltage	1.8V≪V _{DD} ≪5.5V	72	-	-	TMCLK
Zero scale error Note1	Ezs	12-bit resolution	$1.8V \leq AV_{REFP} \leq 5.5V$	-	0	-	LSB
Full scale error Note1	E _{FS}	12-bit resolution	$1.8V \leq AV_{REFP} \leq 5.5V$	-	0	-	LSB
Integral linearity error ^{Note1}	ILE	12-bit resolution	1.8V≪AV _{REFP} ≪5.5V	-	-	±1	LSB
Differential linearity error Note1	DLE	12-bit resolution	1.8V≤AV _{REFP} ≤5.5V	-	-	±1.5	LSB
		ANI0~ANI25		0	-	AVREFP	V
Analog input voltage	VAIN	Internal reference voltage (1	.8V≤V _{DD} ≤5.5V)	VBGR ^{Note 2}		V	
<u> </u>		Temperature sensor output voltage $(1.8V \le V_{DD} \le 5.5V)$		VTMPS	25 ^{Note 2}	١	/

reference voltage (-)=AVREFM=0V)

Note 1: Excludes quantization error (±1/2 LSB).

Note 2: Please refer to 6.8.2 Characteristics of Temperature Sensor/ Internal Reference Voltage.

Note 3: T_{MCLK} is the action clock of the AD, $T_{MCLK}=1/F_{ADC}$, F_{ADC} is the AD operating frequency, up to 32MHz. Remark: This specification is guaranteed by the design, and is not tested in mass production.



(2) When selecting reference voltage (+)= V_{DD} , reference voltage (-)= V_{SS}

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V, reference voltage (+)=V_{DD}, reference voltage (-)=V_{SS})

Item	Symbol	Conditi	8 ()	Min.	Тур.	Max.	Unit
Resolution	RES	-		-	12	-	bit
Combined error Note 1	AINL	12-bit resolution	$1.8V \leq AV_{REFP} \leq 5.5V$	-	6	-	LSB
Conversion time ^{Note 3}		12-bit resolution Conversion target: ANI0~ANI25	1.8V≤V _{DD} ≤5.5V	45	-	-	T _{MCLK}
	Τςονν	12-bit resolution Conversion target: internal reference voltage, temperature sensor output voltage, OPA output voltage	1.8V≤V _{DD} ≤5.5V	72	-	-	T _{MCLK}
Zero scale error Note1	E_{ZS}	12-bit resolution	$1.8V \leq AV_{REFP} \leq 5.5V$	-	0	-	LSB
Full scale error Note1	E_{FS}	12-bit resolution	1.8V≤AV _{REFP} ≤5.5V	-	0	-	LSB
Integral linearity error ^{Note1}	ILE	12-bit resolution	1.8V≤AV _{REFP} ≤5.5V	-	-	±2	LSB
Differential linearity error Note1	DLE	12-bit resolution	$1.8V \leq AV_{REFP} \leq 5.5V$	-	-	±3	LSB
		ANI0~ANI25		0	-	V_{DD}	V
Analog input voltage	V _{AIN}	Internal reference voltage (1.8V≪V _{DD} ≪5.5V)		VBGR	Note 2		V
		Temperature sensor output voltage (1.8V≪V _{DD} ≪5.5V)		VTMPS	25 ^{Note 2}		V

Note 1: Excludes quantization error (±1/2 LSB).

Note 2: Please refer to 6.8.2 Characteristics of Temperature Sensor/ Internal Reference Voltage.

Note 3: T_{MCLK} is the action clock of the AD, $T_{MCLK}=1/F_{ADC}$, F_{ADC} is the AD operating frequency, up to 32MHz. Remark: This specification is guaranteed by the design, and is not tested in mass production.



6.8.2 Characteristics of temperature sensor/internal reference

voltage

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
Temperature sensor	VTMPS25	ADS register=80H, T _A =25°C		1.09		V	
output voltage	VTMPS25	ADS register=0011, TA=25 C	-	1.09	-	v	
Internal reference	V _{BGR}	ADS register_91H	1.38 ^{Note 1}	1.45	1.5 ^{Note 1}	V	
voltage	VBGR	ADS register=81H	1.30	1.40	1.5	V	
Temperature coefficient	F VTMPS	-	-	-3.5	-	mV/°C	
Operation stabilization	т		5			110	
wait time	T _{AMP}	-	Э	-	-	US	

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Remark: Low-temperature specification values are guaranteed by the design, and are not tested in mass production.

6.8.3 Comparator

(1 _A = -40~105 C, 1	$(1_{A} = -40 - 105 \text{ C}, 1.8 \text{ V} \otimes \text{V}_{DD} \otimes 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$								
Item	Symbol	Co	Condition		Тур.	Max.	Unit		
Input offset voltage	VIOCMP		-	-	±10	±40	mV		
Input voltage range	IVCMP		-	0	-	V _{DD}	V		
Internal reference voltage offset	ΔV_{IREF}	-	ister: 7FH ~ 80H = 0, 1)	-	-	±2	LSB		
		Others		-	-	±1	LSB		
Response time	Tcr, Tcf	Input amplitud	e±100mV	-	70	150	ns		
Operation stability time	Τ	CMPn=0->1	V _{DD} = 3.3 ~ 5.5V	-	-	1			
Note1	Тсмр		V _{DD} = 1.8 ~ 3.3V	-	-	3	us		
Reference voltage stabilization time	Tvr	CVRE=0->1 ^{Note 2}		-	-	20	us		
Operating current	ICMPDD	Refer to 6.5.2	Power supply currer	nt characteris	stics				

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Note 1: The time required from the comparator action enable (CMPnEN=0 ->1) to fulfill each DC/AC style requirement of the CMP.

Note 2: After the internal reference voltage generator is enabled (by setting the CVREm bit to 1; m = 0 to 1), the comparator output can be enabled only after the reference voltage stabilization time has elapsed (CnOE bit = 1; n = 0 to 1).

Remark: Low-temperature specification values are guaranteed by the design, and are not tested in mass production.



6.8.4 Operational Amplifier (OPA)

OPA electrical characteristics

 $T_A{=}25^{\circ}\!\text{C},\,V_{DD}{=}5V,$ unless otherwise specified.

Symbol	Item	Condition	Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage	-	2.5	-	5.5	V
la	Quiescent current	Vout=2V	-	0.5	0.8	mA
I _{SD}	Shutdown current	-	-	10	-	nA
TA	Operating temperature	-	-40	25	105	°C
		Input characteristics				·
Vos	Input offset voltage	buffer mode, $V_{IN+}=2.5V$	-8	-	8	mV
V _{CM}	Common mode input voltage range	-	0.1	-	V _{DD} -0.1	V
Ів	Input bias current	-	-	10	-	рА
		Output characteristics				·
CLOAD	Capacitive load	-	-	10	-	pF
Vон	Maximum output voltage	ILOAD=0.1mA	-	-	V _{DD} -0.1	V
VOH	Maximum ouput voltage	ILOAD=1mA	-	-	V _{DD} -0.3	v
V _{OL}	Minimum output voltage	I _{LOAD} =0.1mA	0.1	-	-	V
VOL	Winimum output voltage	I _{LOAD} =1mA	0.3	-	-	v
		Frequency characteristics				
Aol	Open loop gain	$C_{LOAD}=10pF$, buffer mode	-	80	-	dB
BW	Band width	C_{LOAD} =10pF, buffer mode	-	5	-	MHz
PSRR	Power supply rejection ratio	-	-	-80	-	dB
CMRR	Common mode rejection ratio	-40°C~105°C	-	-80	-	dB
		Transient characteristics		•		·
SR	Slew rate	CLOAD=10pF, buffer mode	-	8	-	V/us
TSTB	Stabilization time	-	-	-	2	us

Unit V V

us



6.8.5 POR circuit characteristics

(T _A = -40	~105°C, V _{SS} =0	V)				
Item	Symbol	Condition	Min.	Тур.	Max.	
Detect	Vpor	When the supply voltage rises	-	1.50	1.75	
voltage	Vpdr	When the supply voltage drops	1.37	1.45	1.53	
Minimum pulse width _{Note1}	Tpw	-	300	-	-	

Note 1: This is the time required to reset the POR when V_{DD} falls below V_{PDR}. In addition, when the oscillation of the main system clock (F_{MAIN}) is stopped by setting bit0 (HIOSTOP) and bit7 (MSTOP) of the clock operation status control register (CSC) in the deep sleep mode, this is the time required for POR reset from the time when V_{DD} is lower than 0.7V to the time when it rises above V_{POR}.





6.8.6 LVD circuit characteristics

1) Reset mode, interrupt mode

(T_A= -40~105°C, V_{PDR}≤V_{DD}≤5.5V, V_{SS}=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
		When the supply voltage rises	-	4.06	4.26	V
	VLVD0	When the supply voltage drops	3.78	3.98	-	V
		When the supply voltage rises	-	3.75	-	V
	VLVD1	When the supply voltage drops	-	3.67	-	V
		When the supply voltage rises	-	3.13	-	V
	VLVD2	When the supply voltage drops	-	3.06	-	V
		When the supply voltage rises	-	3.02	-	V
	Vlvd3	When the supply voltage drops	-	2.96	-	V
		When the supply voltage rises	-	2.92	-	V
	VLVD4	When the supply voltage drops	-	2.86	-	V
		When the supply voltage rises	-	2.81	-	V
Detection	Vlvd5	When the supply voltage drops	-	2.75	-	V
voltage		When the supply voltage rises	-	2.71	-	V
	V _{LVD6}	When the supply voltage drops	-	2.65	-	V
	Maria	When the supply voltage rises	-	2.61	-	V
	Vlvd7	When the supply voltage drops	-	2.55	-	V
		When the supply voltage rises	-	2.50	-	V
	V _{LVD8}	When the supply voltage drops	-	2.45	-	V
		When the supply voltage rises	-	2.09	-	V
	Vlvd9	When the supply voltage drops	-	2.04	-	V
		When the supply voltage rises	-	1.98	-	V
	VLVD10	When the supply voltage drops	-	1.94	-	V
		When the supply voltage rises	-	1.88	1.97	V
	VLVD11	When the supply voltage drops	1.75	1.84	-	V
Minimum pulse width	T _{LW}	-	300	-	-	us
Detection delay	-	-	-	-	300	us



2) Interrupt & reset mode

(T_A= -40~105°C, V_{PDR}≪V_{DD}≪5.5V, V_{SS}=0V)

Item	Symbol		Cor	ndition	Min.	Тур.	Max.	Unit
	V _{LVDB0}		Falling reset	voltage	1.78	1.84	-	V
	VLVDB1		LVIS1=1	Rising release reset voltage	-	1.98	2.04	V
		N/ 0	LVIS0=0	Falling interrupt voltage	1.88	1.94	-	V
	VLVDB2	V _{POC2} =0 V _{POC1} =0 V _{POC0} =1	LVIS1=0 LVIS0=1	Rising release reset voltage	-	2.09	-	V
		V POCO= I	LV150=1	Falling interrupt voltage	-	2.04	-	V
	VLVDB3		LVIS1=0 LVIS0=0	Rising release reset voltage	-	3.13	-	V
				Falling interrupt voltage	-	3.06	-	V
	VLVDC0		Falling reset	Falling reset voltage		2.45	-	V
	VLVDC1	VLVDC1 VPOC2=0 VPOC1=1 VPOC0=0	LVIS1=1	Rising release reset voltage	-	2.61	-	V
			LVIS0=0	Falling interrupt voltage	-	2.55	-	V
Interrupt & reset mode	VLVDC2		LVIS1=0 LVIS0=1	Rising release reset voltage	-	2.71	-	V
			LV130=1	Falling interrupt voltage	-	2.65	-	V
	V _{LVDC3}		LVIS1=0	Rising release reset voltage	-	3.75	-	V
			LVIS0=0	Falling interrupt voltage	-	3.67	-	V
	V _{LVDD0}		Falling reset	voltage	-	2.75	-	V
	VLVDD1		LVIS1=1	Rising release reset voltage	-	2.92	-	V
			LVIS0=0	Falling interrupt voltage	-	2.86	-	V
	VLVDD2	VPOC2=0 VPOC1=1 VLVDD2	LVIS1=0	Rising release reset voltage	-	3.02	-	V
		VPOC0=1	LVIS0=1	Falling interrupt voltage	-	2.96	-	V
	V _{LVDD3}		LVIS1=0	Rising release reset voltage	-	4.06	4.26	V
			LVIS0=0	Falling interrupt voltage	3.78	3.98	-	V



6.8.7 Rising slope characteristics of supply voltage

(T_A= -40~105°C, V_{SS}=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Rising slope of supply voltage	SVDD	-	-	-	54	V/ms

Remark: This specification is guaranteed by the design, and is not tested in mass production.

6.8.8 LCD characteristics

6.8.8.3 Resistance division method

- 1) Static mode
 - (T_A= -40~105°C, V_{L4}(Min.)≤V_{DD}=EV_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
LCD drive voltage	V_{L4}	-	2	-	Vdd	V

2) 1/2 bias, 1/4 bias

(T_A= -40~105°C, V_L4(Min.)≤V_{DD}=EV_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
LCD drive voltage	V_{L4}	-	2.7	-	V _{DD}	V

3) 1/3 bias

(T_A= -40~105°C, V_{L4}(Min.)≤V_{DD}=EV_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L4}	-	2.5	-	V _{DD}	V



6.8.8.4 Internal voltage boosting method

(1) 1/3 bias

(T_A= -40~105°C, 1.8V≤V_{DD}=EV_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Item	Symbol	Conditio	on	Min.	Тур.	Max.	Unit
			V _{LCD} =03H	0.90	1.00	1.08	V
			V _{LCD} =04H	0.95	1.05	1.13	V
			V _{LCD} =05H	1.00	1.10	1.18	V
			V _{LCD} =06H	1.05	1.15	1.23	V
			V _{LCD} =07H	1.10	1.20	1.28	V
			V _{LCD} =08H	1.15	1.25	1.33	V
Verieble reneral of			V _{LCD} =09H	1.20	1.30	1.38	V
Variable range of LCD output	V _{L1}	C1~C4 ^{Note}	V _{LCD} =0AH	1.25	1.35	1.43	V
voltage	V L1	¹ =0.47uF ^{Note 2}	V _{LCD} =0BH	1.30	1.40	1.48	V
voltage			V _{LCD} =0CH	1.35	1.45	1.53	V
			V _{LCD} =0DH	1.40	1.50	1.58	V
			V _{LCD} =0EH	1.45	1.55	1.63	V
			V _{LCD} =0FH	1.50	1.60	1.68	V
			V _{LCD} =10H	1.55	1.65	1.73	V
			V _{LCD} =11H	1.60	1.70	1.78	V
			V _{LCD} =12H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1~C4 ^{Note 1} =0.47uF ^{Note}	ote 2	2V _{L1} -0.10	$2V_{L1}$	$2V_{L1}$	V
Tripler output voltage	V_{L4}	C1~C4 ^{Note 1} =0.47uF ^{Note 1}	ote 2	3V _{L1} -0.15	$3V_{L1}$	$3V_{L1}$	V
Set-up time of reference voltage ^{Note 2}	T _{VWAIT1}	-		5.00	-	-	ms
Voltage boost wait time ^{Note 3}	T _{VWAIT2}	C1~C4 ^{Note 1} =0.47uF ^{Note}	ote 2	500.00	-	-	ms

Note 1: This A capacitor connected between the LCD and the drive voltage pin.

- C1: A capacitor connected between CAPH and CAPL.
- C2: A capacitor connected between VL1 and GND.
- C3: A capacitor connected between VL2 and GND.
- C4: A capacitor connected between VL4 and GND.

 $C1=C2=C3=C4=0.47 uF \pm 30\%$

Note 2: This is the wait time from when the reference voltage is set via the VLCD register (when the reference voltage is used at the default value, it is selected as the internal voltage boosting method (The MDSET1 and MDSET0 of the LCDM0 register=01B)) to when the boost is started (VLCON=1).

Note 3: This is the wait time from the start of boosting (VLCON=1) until the display is enabled (LCDON=1). Remark: This specification is guaranteed by the design, and is not tested in mass production.



(2) 1/4 bias

(T_A= -40~105°C, 1.8V≤V_{DD}=EV_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Item	Symbol	Conditio	n	Min.	Тур.	Max.	Unit
			V _{LCD} =03H	0.90	1.00	1.08	V
			V _{LCD} =04H	0.95	1.05	1.13	V
Variable range of		C1~C5 ^{Note}	$V_{LCD}=05H$	1.00	1.10	1.18	V
LCD output	V_{L1}	¹ =0.47uF ^{Note 2}	V _{LCD} =06H	1.10	1.15	1.23	V
voltage		=0.47 uP**** 2	V _{LCD} =07H	1.05	1.20	1.28	V
			V _{LCD} =08H	1.10	1.25	1.33	V
			V _{LCD} =09H	1.20	1.30	1.38	V
Doubler output voltage	V_{L2}	C1~C5 ^{Note 1} =0.47uF ^{Note 2}		2V _{L1} -0.08	$2V_{L1}$	$2V_{L1}$	V
Tripler output voltage	V _{L3}	C1~C5 ^{Note 1} =0.47uF ^{Not}	C1~C5 ^{Note 1} =0.47uF ^{Note 2}		3VL1	3V _{L1}	V
Quadruply output voltage	V_{L4}	C1~C5 ^{Note 1} =0.47uF ^{Not}	C1~C5 ^{Note 1} =0.47uF ^{Note 2}		$4V_{L1}$	$4V_{L1}$	V
Set-up time of reference voltage ^{Note 2}	Tvwait1	-		5.00	-	-	ms
Voltage boost wait time ^{Note 3}	Tvwait2	C1~C5 ^{Note 1} =0.47uF ^{Not}	e 2	500.00	-	-	ms

Note 1: This A capacitor connected between the LCD and the drive voltage pin.

C1: A capacitor connected between CAPH and CAPL.

C2: A capacitor connected between VL1 and GND.

C3: A capacitor connected between VL2 and GND.

C4: A capacitor connected between VL3 and GND.

C5: A capacitor connected between VL4 and GND.

C1=C2=C3=C4=C5=0.47uF±30%

Note 2: This is the wait time from when the reference voltage is set via the VLCD register (when the reference voltage is used at the default value, it is selected as the internal voltage boosting method

(The MDSET1 and MDSET0 of the LCDM0 register=01B)) to when the boost is started (VLCON=1). Note 3: This is the wait time from the start of boosting (VLCON=1) until the display is enabled (LCDON=1).



6.8.8.5 Capacitor split method

(1) 1/3 bias

(T_A= -40~105°C, 2.2V≤V_{DD}=EV_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
V _{L4} voltage	V _{L4}	C1~C4 ^{Note 1} =0.47uF ^{Note 2}	-	V _{DD}	-	V
VL2 voltage	V _{L2}	C1~C4 ^{Note 1} =0.47uF ^{Note 2}	2/3VL4-0.1	2/3VL4	2/3V _{L4} +0.07	V
V _{L1} voltage	V _{L1}	C1~C4 ^{Note 1} =0.47uF ^{Note 2}	1/3V _{L4} -0.08	$1/3V_{L4}$	1/3V _{L4} +0.08	V
Capacitor split wait time ^{Note 1}	Twait	-	100.00	-	-	ms

Note 1: This is the wait time from the start of boosting (VLCON=1) until the display is enabled (LCDON=1).

Note 2: This A capacitor connected between the LCD and the drive voltage pin.

C1: A capacitor connected between CAPH and CAPL.

C2: A capacitor connected between VL1 and GND.

C3: A capacitor connected between VL2 and GND.

C4: A capacitor connected between VL4 and GND.

C1=C2=C3=C4=0.47uF±30%



6.9 Memory characteristics

6.9.1 Flash memory

(€ C C , 1.0 C < C DD < C.0 C , 7.33=	•••)			
Symbol	Item	Test condition	Min.	Max.	Unit
T _{PROG}	Word program (32bit)	T _A = -40∼105°C	24	30	us
т	Sector erase (512B)	T _A = -40~105°C	4	5	ms
T _{ERASE}	Chip erase	T _A = -40∼105°C	20	40	ms
Nend	Endurance	T _A = -40∼105°C	100	-	Kcycles
T _{RET}	Data retention	100Kcycles(^{Note 1}) at T _A = 105°C	20	-	Years

(T_A= -40~105°C, 1.8V≤V_{DD}≤5.5V, V_{SS}=0V)

Note 1: Cycling performed over the whole temperature range.

Remark: This specification is guaranteed by the design, and is not tested in mass production.

6.9.2 RAM memory

Symbol	Item	Test condition	Min.	Max.	Unit
Vramhold	RAM hold vltage	T _A = -40~105°C	0.8	-	V



6.10 EMS characteristics

6.10.1 ESD eletrical characteristics

Symbol	Item	Test condition	Grade
	Electrostatic discharge	$T_A = 25^{\circ}C$	24
VESD(HBM)	(Human-Body Model HBM)	conforming to JESD22-A114	3A

Remark: This specification is guaranteed by the design, and is not tested in mass production.

6.10.2 Latch-up electrical characteristics

Symbol	Item	Test condition	Classification
LU	Static latch-up class	$T_A = 25^{\circ}C$, conforming to JESD78F	I level B



7 Package Dimensions

7.1 QFN40 (5x5mm, 0.4mm)



Symbol -	Millimeter		
	Min	Nom	Max
A	0.70	0.75	0.80
A1	-	0.02	0.05
b	0.15	0.20	0.25
С	0.18	0.20	0.25
D	4.90	5.00	5.10
D2	3.30	-	3.80
е	0.40BSC		
Ne	3.60BSC		
Nd	3.60BSC		
E	4.90	5.00	5.10
E2	3.30	-	3.80
L	0.35	0.40	0.45
h	0.30	0.35	0.40

Caution: Package dimensions do not include mold flash or gate burrs.



7.2 LQFP48 (7x7mm, 0.5mm)



Symbol –	Millimeter		
	Min	Nom	Max
A	-	-	1.60
A1	0.05	-	0.15
A2	1.30	1.40	1.50
A3	0.59	0.64	0.69
b	0.18	-	0.26
b1	0.17	0.20	0.23
с	0.13	-	0.18
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
eB	8.10	-	8.25
е	0.50BSC		
L	0.43	-	0.75
L1	1.00REF		
θ	0°	-	8°

Caution: Package dimensions do not include mold flash or gate burrs.



7.3 LQFP64 (7x7, 0.4mm)



Symbol	Millimeter		
	Min	Nom	Max
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.16	-	0.24
b1	0.15	0.18	0.21
С	0.13	-	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
eB	8.10	-	8.25
e	0.40BSC		
L	0.45	-	0.75
L1	1.00REF		
θ	0 °	-	7°

Caution: Package dimensions do not include mold flash or gate burrs.



8 Revision History

Version	Date	Description of changes
V1.0.0	July 2025	Official release